A method and circuit adaptively adjust respective timing offsets of digital signals relative to a clock output along with the digital signals to enable a latch receiving the digital signals to store the signals responsive to the clock. A phase command for each digital signal is stored in an associated storage circuit and defines a timing offset between the corresponding digital signal and the clock. The clock is output along with each digital signal having the timing offset defined by the corresponding phase command and the digital signals are captured responsive to the clock and evaluated to determine if each digital signal was successfully captured. A phase adjustment command adjusts the value of each phase command. These operations are repeated for a plurality of phase adjustment commands until respective final phase commands allowing all digital signals to be successfully captured is determined and stored in the storage circuits.
|
9. A method of adaptively adjusting respective timing offsets of a plurality of digital signals relative to a clock signal being output along with the digital signals to enable a circuit receiving the digital signals successfully to each of the digital signals responsive to the clock signal, the method comprising:
storing in a respective storage circuit associated with each digital signal a corresponding phase command, the phase command defining a particular timing offset between the corresponding digital signal and the clock signal; outputting the clock signal; outputting each digital signal having the timing offset defined by the corresponding phase command; capturing the digital signals responsive to the clock signal; evaluating the captured digital signals to determine if each digital signal was successfully captured; generating a phase adjustment command to adjust the value of each phase command; repeating the operations of outputting the clock signal through generating a phase adjustment command for a plurality of phase adjustment commands for each digital signal; selecting for each digital signal a phase command that causes the digital signal to be successfully captured; and storing in the storage circuit associated with each digital signal the corresponding selected phase command.
1. A method of transferring digital signal packets out of a packetized memory device on a data bus, each digital signal packet including at least one packet word including a plurality of digital signals that are applied to respective latches in the packetized memory device, the method comprising:
placing the packetized memory device in a synchronization mode of operation; generating a data clock signal responsive to a read clock signal and applying the data clock signal on a corresponding line of the data bus; generating a plurality of internal clock signals responsive to the read clock signal, each internal clock signal having a phase shift relative to the data clock signal; storing for each digital signal a phase command in a corresponding storage circuit associated with the digital signal, the phase command having a value corresponding to one of the internal clock signals; placing each digital signal on a corresponding data bus line responsive to the internal clock signal corresponding to the phase command stored in the associated storage circuit; receiving a phase adjustment command corresponding to a particular digital signal that is being synchronized, the phase adjustment command containing adjustment information for the phase command associated with the digital signal; adjusting the value of the phase command stored in the storage circuit associated with the digital signal being synchronized responsive to the phase adjustment command until the value of the phase command defines a timing offset between the digital signal and the data clock that allows an external device to successfully capture the digital signal responsive to the data clock signal; and repeating the operations of placing each digital signal on a corresponding bus line to adjusting the value of the phase command signal for each digital signal in the packet word.
50. A read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising:
a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command and each register being associated with one of the latch circuits; a programmable delay clock generator that develops N internal clock signals responsive to the read clock signal; a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to an associated phase command register to receive the stored phase command, and N inputs coupled to the generator to receive the N internal clocks signals, respectively, the multiplexer applying a selected internal clock signal on the output to clock the corresponding latch circuit in response to the phase command; a read data pattern generator coupled to the inputs of the latch circuits, the generator applying a synchronization signal to each input; and an up/down phase counter-controller coupled to the read data pattern generator and the phase command registers, the counter-controller operable to adjust the values of the phase commands stored in the registers in response to received phase adjustment command words to thereby adjust the respective timing offsets between the external data clock signal and the synchronization signal being output by the latch circuits, and the counter-controller storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal.
16. A read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising:
a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command and each register being associated with at least one of the latch circuits; a clock generation circuit coupled to latch circuits and the phase command registers, the clock generation circuit generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a control circuit coupled to the clock generation circuit and the phase command registers, the control circuit operable in response to a synchronization command to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal.
54. A read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising:
a plurality of data storage means for storing respective signals and providing the stored signals on respective signal terminals, each data storage means storing the signal applied on an input and providing the stored signal on the corresponding signal terminal responsive to a clock signal; a plurality of phase storage means for storing respective phase commands, each phase storage means being associated with one of the data storage means; a clock generation means coupled to the data storage means and the phase storage means for generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation means including selection means for selecting one of the internal clock signals for each data storage means in response to the associated phase command and applying the selected internal clock signal as the clock signal to the data storage means to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a control means coupled to the clock generation means and the phase storage means for receiving a synchronization command and, in response to the synchronization command, applying a respective synchronization digital signals to each storage means and adjusting the respective timing offsets between the external data clock signal and each of the synchronization digital signals being provided on the signal terminals by each storage means by adjusting the respective values of the phase commands stored in the phase storage means, and storing final phase commands in each phase storage means that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal.
37. An integrated circuit adapted to receive a plurality of input signals and generate a plurality of output signals on respective, externally accessible terminals, comprising:
a circuit adapted to receive a plurality of input signals applied to respective other of the terminals and to generate a plurality of output signals on respective other of the terminals; a read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising: a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command responsive to a control signal and each register being associated with at least one of the latch circuits; a clock generation circuit coupled to latch circuits and the phase command registers, the clock generation circuit generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a control circuit coupled to the clock generation circuit and the phase command registers, the control circuit operable in response to a synchronization command to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal. 22. A memory device, comprising:
at least one array of memory cells adapted to store data at a location determined by a row address and a column address; a control circuit adapted to receive external control signals and operable in response to the external control signals to generate a plurality of internal control signals; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the internal control signals; a column address circuit adapted to receive or apply data to at least one of the memory cells in the selected row corresponding to the column address responsive to the internal control signals; a write data path circuit adapted to couple data between a data bus and the column address circuit responsive to the internal control signals; and a read data path circuit adapted to couple data between the data bus and the column address circuit responsive to the internal control signals, the read data path circuit comprising a read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising: a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command responsive to a control signal and each register being associated with at least one of the latch circuits; a clock generation circuit coupled to latch circuits and the phase command registers, the clock generation circuit generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a synchronization control circuit coupled to the clock generation circuit and the phase command registers, the control circuit operable in response to the initialization signals to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal. 30. A memory system, comprising:
a memory device, comprising, at least one array of memory cells adapted to store data at a location determined by a row address and a column address; a control circuit adapted to receive external control signals and operable in response to the external control signals to generate a plurality of internal control signals; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the internal control signals; a column address circuit adapted to receive or apply data to at least one of the memory cells in the selected row corresponding to the column address responsive to the internal control signals; a write data path circuit adapted to couple data between a data bus and the column address circuit responsive to the internal control signals; and a read data path circuit adapted to couple data between the data bus and the column address circuit responsive to the internal control signals, the read data path circuit comprising a read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising: a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command responsive to a control signal and each register being associated with at least one of the latch circuits; a clock generation circuit coupled to latch circuits and the phase command registers, the clock generation circuit generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a synchronization control circuit coupled to the clock generation circuit and the phase command registers, the control circuit operable in response to the internal control signals to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal; and a memory controller coupled to the memory device.
43. A computer system, comprising:
a processor having a processor bus; an input device coupled to the processor through the processor bus adapted to allow data to be entered into the computer system; an output device coupled to the processor through the processor bus adapted to allow data to be output from the computer system; and a memory device coupled to the processor, comprising, at least one array of memory cells adapted to store data at a location determined by a row address and a column address; a control circuit adapted to receive external control signals and operable in response to the external control signals to generate a plurality of internal control signals; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the internal control signals; a column address circuit adapted to receive or apply data to at least one of the memory cells in the selected row corresponding to the column address responsive to the internal control signals; a write data path circuit adapted to couple data between a data bus and the column address circuit responsive to the internal control signals; and a read data path circuit adapted to couple data between the data bus and the column address circuit responsive to the internal control signals, the read data path circuit comprising a read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal, the read synchronization circuit comprising: a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command responsive to a control signal and each register being associated with at least one of the latch circuits; a clock generation circuit coupled to latch circuits and the phase command registers, the clock generation circuit generating a plurality of internal clock signals and the external data clock signal responsive to a read clock signal, each internal clock signal and the external clock signal having a respective phase shift relative to the read clock signal, and the clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a synchronization control circuit coupled to the clock generation circuit and the phase command registers, the control circuit operable in response to the internal control signals to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal. 60. A memory system, comprising:
a system clock generator that develops a system read data clock signal; a memory device coupled to the clock generator to receive the system read data clock signal, comprising, at least one array of memory cells adapted to store data at a location determined by a row address and a column address; a control circuit adapted to receive external control signals and operable in response to the external control signals to generate a plurality of internal control signals; a row address circuit adapted to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the internal control signals; a column address circuit adapted to receive or apply data to at least one of the memory cells in the selected row corresponding to the column address responsive to the internal control signals; a write data path circuit adapted to couple data between a data bus and the column address circuit responsive to the internal control signals; and a read data path circuit adapted to couple data between the data bus and the column address circuit responsive to the internal control signals, the read data path circuit comprising a read synchronization circuit that adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and the system read data clock signal to enable an external device to latch the digital signals responsive to the system read data clock signal, the read synchronization circuit comprising: a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal, and each latch circuit storing a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal; a plurality of phase command registers, each phase command register storing a phase command responsive to a control signal and each register being associated with at least one of the latch circuits; an internal clock generation circuit coupled to latch circuits and the phase command registers, the internal clock generation circuit generating a plurality of internal clock signals responsive to the system read data clock signal, each internal clock signal and the system read data clock signal having a respective phase shift relative to the system read data clock signal, and the internal clock generation circuit selecting one of the internal clock signals for each latch circuit in response to the associated phase command and applying the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal; and a synchronization control circuit coupled to the internal clock generation circuit and the phase command registers, the control circuit operable in response to the internal control signals to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the system read data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands, and storing final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the system read data clock signal; and a memory controller coupled to the memory device and coupled to the system read clock generator to receive the system read data clock signal.
2. The method of
3. The method of
5. The method of
6. The method of
repetitively placing digital signals having expected values onto the corresponding data bus line; evaluating the digital signal captured responsive to the data clock signal to determine if captured digital signal has the expected value; identifying each phase command that caused the associated digital signal having the expected value to be captured; selecting a phase command for each digital signal from one of the phases that caused the associated digital signal having the expected value to be captured; and storing the selected phase command in the corresponding register.
7. The method of
8. The method of
capturing the digital signal responsive to the data clock signal; generating expected values for the digital signal responsive to the values of the captured digital signal; and determining that the digital signal was successfully captured when the values of the captured digital signal corresponds to the generated expected values for the digital signal.
10. The method of
11. The method of
13. The method of
14. The method of
15. The method of
17. The read synchronization circuit of
a read data pattern generator that generates the synchronization digital signals, each signal being a repeating pseudo-random bit sequence; a command buffer and address capture circuit adapted to latch and output command-address signals applied on a command address bus; a command decoder and sequencer coupled to the output of the command buffer and address capture circuit that generates a plurality of control signals responsive to the latched command-address signals, and generates a phase adjustment command word responsive to adjustment signals included in the latched command-address signals, the phase adjustment command word including information identifying a particular digital signal; and an up/down phase counter-controller coupled to the command decoder and sequencer to receive the phase adjustment command word, and coupled to the phase command registers, the counter-controller adjusting the value of the phase command stored in the register associated with the identified digital signal responsive to the phase adjustment command word.
18. The read synchronization circuit of
19. The read synchronization circuit of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
20. The read synchronization circuit of
21. The read synchronization circuit of
23. The memory device of
a read data pattern generator that generates the synchronization digital signals, each bit having a repeating 15 bit pseudo-random bit sequence for the synchronization signals; a command buffer and address capture circuit adapted to latch and output command-address signals applied on a command address bus; a command decoder and sequencer coupled to the output of the command buffer and address capture circuit that generates a plurality of control signals responsive to the latched command-address signals, and generates a phase adjustment command word responsive to adjustment signals included in the latched command-address signals, the phase adjustment command word including information identifying a particular digital signal; and an up/down phase counter-controller coupled to the command decoder and sequencer to receive the phase adjustment command word, and coupled to the phase command registers, the counter-controller adjusting the value of the phase command stored in the register associated with the identified digital signal responsive to the phase adjustment command word.
24. The memory device of
25. The memory device of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
26. The memory device of
28. The memory device of
29. The memory device of
31. The memory system of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
32. The memory system of
34. The memory system of
35. The memory system of
36. The memory system of
38. The integrated circuit of
a read data pattern generator that generates the synchronization digital signals, each bit having a repeating 15 bit pseudo-random bit sequence for the synchronization digital signals; a command buffer and address capture circuit adapted to latch and output command-address signals applied on a command address bus; a command decoder and sequencer coupled to the output of the command buffer and address capture circuit that generates a plurality of control signals responsive to the latched command-address signals, and generates a phase adjustment command word responsive to adjustment signals included in the latched command-address signals, the phase adjustment command word including information identifying a particular digital signal; and an up/down phase counter-controller coupled to the command decoder and sequencer to receive the phase adjustment command word, and coupled to the phase command registers, the counter-controller adjusting the value of the phase command stored in the register associated with the identified digital signal responsive to the phase adjustment command word.
39. The integrated circuit of
40. The integrated circuit of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
41. The integrated circuit of
42. The integrated circuit of
44. The computer system of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
45. The computer system of
47. The computer system of
48. The computer system of
49. The computer system of
51. The read synchronization circuit of
52. The read synchronization circuit of
53. The read synchronization circuit of
55. The read synchronization circuit of
a data pattern generation means for generating the synchronization digital signals, each signal being a repeating pseudo-random bit sequence; a command buffering and address capturing means for latching command-address signals applied on a command address bus; a command decoding and sequencing means coupled to the command buffering and address capturing means for generating a plurality of control signals responsive to the latched command-address signals, and generating a phase adjustment command word responsive to adjustment signals included in the latched command-address signals, the phase adjustment command word including information identifying a particular digital signal; and a phase counter-controller means coupled to the command decoding and sequencing means to receive the phase adjustment command word and coupled to the phase storage means, the counter-controller means adjusting the value of the phase command stored in the phase storage means associated with the identified digital signal responsive to the phase adjustment command word.
56. The read synchronization circuit of
57. The read synchronization circuit of
a programmable delay clock generation means for generating N internal clock signals responsive to the read clock signal; and a plurality of multiplexing means, each multiplexing means having an output coupled to a corresponding data storage means to apply the clock signal to the storage means and including a plurality of selection inputs coupled to the associated phase storage means to receive the stored phase command, and having N inputs coupled to the programmable delay clock generation means to receive the N internal clock signals, each multiplexing means applying a selected one of the N internal clock signals to the clock terminal of the corresponding data storage means responsive to the phase command.
58. The read synchronization circuit of
59. The read synchronization circuit of
61. The memory system of
a programmable delay clock generator that generates N internal clock signals responsive to the read clock signal; and a plurality of multiplexers, each multiplexer having an output coupled to a respective clock terminal of a corresponding latch circuit, a plurality of selection inputs coupled to the associated phase command register to receive the stored phase command, and having N inputs coupled to the programmable delay clock generator to receive the N internal clock signals, each multiplexer applying a selected one of the N internal clock signals to the clock terminal of the corresponding latch responsive to the phase command.
62. The memory system of
64. The memory system of
65. The memory system of
66. The memory system of
|
The present invention relates generally to semiconductor memories and other integrated circuit devices, and is directed, more particularly, to synchronizing digital signals being transferred over buses interconnecting such devices.
Conventional computer systems include a processor (not shown) coupled to a variety of memory devices, including read-only memories ("ROMs") which traditionally store instructions for the processor, and a system memory to which the processor may write data and from which the processor may read data. The processor may also communicate with an external cache memory, which is generally a static random access memory ("SRAM"). The processor also communicates with input devices, output devices, and data storage devices.
Processors generally operate at a relatively high speed. Processors such as the Pentium III® and Pentium 4® microprocessors are currently available that operate at clock speeds of at least 400 MHz. However, the remaining components of existing computer systems, with the exception of SRAM cache, are not capable of operating at the speed of the processor. For this reason, the system memory devices, as well as the input devices, output devices, and data storage devices, are not coupled directly to the processor bus. Instead, the system memory devices are generally coupled to the processor bus through a memory controller, bus bridge or similar device, and the input devices, output devices, and data storage devices are coupled to the processor bus through a bus bridge. The memory controller allows the system memory devices to operate at a lower clock frequency that is substantially lower than the clock frequency of the processor. Similarly, the bus bridge allows the input devices, output devices, and data storage devices to operate at a substantially lower frequency. Currently, for example, a processor having a 1 GHz clock frequency may be mounted on a mother board having a 133 MHz clock frequency for controlling the system memory devices and other components.
Access to system memory is a frequent operation for the processor. The time required for the processor, operating, for example, at 1 GHz, to read data from or write data to a system memory device operating at, for example, 133 MHz, greatly slows the rate at which the processor is able to accomplish its operations. Thus, much effort has been devoted to increasing the operating speed of system memory devices.
System memory devices are generally dynamic random access memories ("DRAMs"). Initially, DRAMs were asynchronous and thus did not operate at even the clock speed of the motherboard. In fact, access to asynchronous DRAMs often required that wait states be generated to halt the processor until the DRAM had completed a memory transfer. However, the operating speed of asynchronous DRAMs was successfully increased through such innovations as burst and page mode DRAMs which did not require that an address be provided to the DRAM for each memory access. More recently, synchronous dynamic random access memories ("SDRAMs") have been developed to allow the pipelined transfer of data at the clock speed of the motherboard. However, even SDRAMs are incapable of operating at the clock speed of currently available processors. Thus, SDRAMs cannot be connected directly to the processor bus, but instead must interface with the processor bus through a memory controller, bus bridge, or similar device. The disparity between the operating speed of the processor and the operating speed of SDRAMs continues to limit the speed at which processors may complete operations requiring access to system memory.
A solution to this operating speed disparity has been proposed in the form of a computer architecture known as a synchronous link architecture. In the synchronous link architecture, the system memory may be coupled to the processor either directly through the processor bus or through a memory controller. Rather than requiring that separate address and control signals be provided to the system memory, synchronous link memory devices receive command packets that include both control and address information. The synchronous link memory device then outputs or receives data on a data bus that may be coupled directly to the data bus portion of the processor bus.
An example of a computer system 10 using the synchronous link architecture is shown in FIG. 1. The computer system 10 includes a processor 12 having a processor bus 14 coupled through a memory controller 18 and system memory bus 23 to three packetized or synchronous link dynamic random access memory ("SLDRAM") devices 16a-c. The computer system 10 also includes one or more input devices 20, such as a keypad or a mouse, coupled to the processor 12 through a bus bridge 22 and an expansion bus 24, such as an industry standard architecture ("ISA") bus or a peripheral component interconnect ("PCI") bus. The input devices 20 allow an operator or an electronic device to input data to the computer system 10. One or more output devices 30 are coupled to the processor 12 to display or otherwise output data generated by the processor 12. The output devices 30 are coupled to the processor 12 through the expansion bus 24, bus bridge 22 and processor bus 14. Examples of output devices 24 include printers and a video display units. One or more data storage devices 38 are coupled to the processor 12 through the processor bus 14, bus bridge 22, and expansion bus 24 to store data in or retrieve data from storage media (not shown). Examples of storage devices 38 and storage media include fixed disk drives floppy disk drives, tape cassettes and compact-disk read-only memory drives.
In operation, the processor 12 sends a data transfer command via the processor bus 14 to the memory controller 18, which, in turn, communicates with the memory devices 16a-c via the system memory bus 23 by sending the memory devices 16a-c command packets that contain both control and address information. Data is coupled between the memory controller 18 and the memory devices 16a-c through a data bus portion of the system memory bus 23. During a read operation, data is transferred from the SLDRAMs 16a-c over the memory bus 23 to the memory controller 18 which, in turn, transfers the data over the processor 14 to the processor 12. The processor 12 transfers write data over the processor bus 14 to the memory controller 18 which, in turn, transfers the write data over the system memory bus 23 to the SLDRAMs 16a-c. Although all the memory devices 16a-c are coupled to the same conductors of the system memory bus 23, only one memory device 16a-c at a time reads or writes data, thus avoiding bus contention on the memory bus 23. Bus contention is avoided by each of the memory devices 16a-c on the system memory 22 having a unique identifier, and the command packet contains an identifying code that selects only one of these components.
The computer system 10 also includes a number of other components and signal lines that have been omitted from
A typical command packet CA<0:39> for an SLDRAM is shown in FIG. 2 and is formed by 4 packet words CA<0:9>, each of which contains 10 bits of data. As will be explained in more detail below, each packet word CA<0:9> is applied on a command-address bus CA including 10 lines CA0-CA9. In
The remaining 3 bits of the first packet word PW1 as well as 3 bits of the second packet word PW2 comprise a 6 bit command. Typical commands are read and write in a variety of modes, such as accesses to pages or banks of memory cells. The remaining 7 bits of the second packet word PW2 and portions of the third and fourth packet words PW3 and PW4 comprise a 20 bit address specifying a bank, row and column address for a memory transfer or the start of a multiple bit memory transfer. In one embodiment, the 20 bit address is divided into 3 bits of bank address, 10 bits of row address, and 7 bits of column address. Although the command packet shown in
The memory device 16a is shown in block diagram form in FIG. 3. Each of the memory devices 16a-c includes a clock generator circuit 40 that receives a command clock signal CCLK and generates a large number of other clock and timing signals to control the timing of various operations in the memory device 16a. The memory device 16a also includes a command buffer 46 and an address capture circuit 48 which receive an internal clock signal ICLK, a command packet CA<0:9> on a 10 bit command-address bus CA, and a terminal 52 receiving a FLAG signal. A memory controller (not shown) or other device normally transmits the command packet CA<0:9> to the memory device 16a in synchronism with the command clock signal CCLK. As explained above, the command packet CA<0:39>, which generally includes four 10-bit packet words PW1-PW4, contains control and address information for each memory transfer. The FLAG signal identifies the start of a command packet, and also signals the start of an initialization sequence. The command buffer 46 receives the command packet from the command-address bus CA, and compares at least a portion of the command packet to identifying data from an ID register 56 to determine if the command packet is directed to the memory device 16a or some other memory device 16b, c. If the command buffer 46 determines that the command is directed to the memory device 16a, it then provides the command to a command decoder and sequencer 60. The command decoder and sequencer 60 generates a large number of internal control signals to control the operation of the memory device 16a during a memory transfer.
The address capture circuit 48 also receives the command packet from the command-address bus CA and outputs a 20-bit address corresponding to the address information in the command packet. The address is provided to an address sequencer 64, which generates a corresponding 3-bit bank address on bus 66, a 10-bit row address on bus 68, and a 7-bit column address on bus 70. The row and column addresses are processed by row and column address paths, as will be described in more detail below.
One of the problems of conventional DRAMs is their relatively low speed resulting from the time required to precharge and equilibrate circuitry in the DRAM array. The SLDRAM 16a shown in
The column address on bus 70 is applied to a column latch/decoder 100, which supplies I/O gating signals to an I/O gating circuit 102. The I/O gating circuit 102 interfaces with columns of the memory banks 80a-h through sense amplifiers 104. Data is coupled to or from the memory banks 80a-h through the sense amps 104 and I/O gating circuit 102 to a data path subsystem 108 which includes a read data path 110 and a write data path 112. The read data path 110 includes a read latch 120 that stores data from the I/O gating circuit 102.
In the memory device 16a shown in
The write data path 112 includes a receiver buffer 140 coupled to the data bus 130. The receiver buffer 140 sequentially applies 16-bit data words from the data bus DQ to four input registers 142, each of which is selectively enabled by a signal from a clock generator circuit 144. The clock generator circuit 144 generates these enable signals responsive to the selected one of the data clock signals DCLK0 and DCLK1. The memory controller or processor determines which data clock DCLK0 or DCLK1 will be utilized during a write operation using the command portion of a command packet applied to the memory device 16a. As with the command clock signal CCLK and command packet, the memory controller or other device (not shown) normally transmits the data to the memory device 16a in synchronism with the selected one of the data clock signals DCLK0 and DCLK1. The clock generator 144 is programmed during initialization to adjust the timing of the clock signal applied to the input registers 142 relative to the selected one of the data clock signals DCLK0 and DCLK1 so that the input registers 142 can capture the write data at the proper times. In response to the selected data clock DCLK0 or DCLK1, the input registers 142 sequentially store four 16-bit data words and combine them into one 64-bit data word applied to a write FIFO buffer 148. The write FIFO buffer 148 is clocked by a signal from the clock generator 144 and an internal write clock WCLK to sequentially apply 64-bit write data to a write latch and driver 150. The write latch and driver 150 applies the 64-bit write data to one of the memory banks 80a-h through the I/O gating circuit 102 and the sense amplifiers 104.
As mentioned above, an important goal of the synchronous link architecture is to allow data transfer between a processor or memory controller and a memory device to occur at a significantly faster rate. However, as the rate of data transfer increases, it becomes more difficult to maintain synchronization of signals transmitted between the memory controller 18 and the memory device 16a. For example, as mentioned above, the command packet CA<0:39> is normally transmitted from the memory controller 18 to the memory device 16a in synchronism with the command clock signal CCLK, and the read and write data are normally transferred between the memory controller 18 and the memory device 16a in synchronism with the selected one of the data clock signals DCLK0 and DCLK1. However, because of unequal signal delays and other factors, the command packet CA<0:39> may not arrive at the memory device 16a in synchronism with the command clock signal CCLK, and write and read data may not arrive at the memory device 16a and memory controller 18, respectively, in synchronism with the selected one of the data clock signals DCLK0 and DCLK1. Moreover, even if these signals are actually coupled to the memory device 16a and memory controller 18 in synchronism with each other, they may loose synchronism once they are coupled to circuits within these respective devices. For example, internal signals require time to propagate to various circuitry in the memory device 16a, differences in the lengths of signal routes can cause differences in the times at which signals reach the circuitry, and differences in capacitive loading of signal lines can also cause differences in the times at which signals reach the circuitry. These differences in arrival times can become significant at high speeds of operation and eventually limit the operating speed of the memory devices 16a and memory controller 18.
The problems associated with varying arrival times are exacerbated as timing tolerances become more restricted with higher data transfer rates. For example, if the internal clock ICLK derived from the command clock CCLK does not latch each of the packet words CA<0:9> comprising a command packet CA<0:39> at the proper time, errors in the operation of the memory device may result. Similarly, data errors may result during write operations if internal signals developed responsive to the data clocks DCLK0 and DCLK1 do not latch data applied on the data bus DQ at the proper time. During read operations, data errors may likewise result if internal signals in the memory controller 18 developed responsive to the data clock signals DCLK0 and DCLK1 from the memory device 16a do not latch read data applied on the data bus DQ at the proper time. Moreover, even if these respective clocks are initially synchronized, this synchronism may be lost over time during normal operation of the memory device 16a. Loss in synchronism may result from a variety of factors, including temperature variations in the environment in which the memory device 16a is operating, variations in the supply voltage applied to the memory device, and drift in operating parameters of components within the memory device.
One skilled in the art will understand that synchronization of the clock signals CCLK, DCLK0, and DCLK1 is being used to mean the adjusting of the timing of respective internal clock signals derived from these respective external clock signals so the internal clock signals can be used to latch corresponding digital signals at the proper times. For example, the command clock signal CCLK is synchronized when the timing of the internal clock signal ICLK relative to the command clock signal CCLK causes packet words CA<0:9> to be latched at the proper times.
To synchronize the command clock signals CCLK and the data clock signals DCLK0 and DCLK1 during write data operations, the memory controller 18 applies a test bit pattern and (
As mentioned above, an important goal of the synchronous link architecture is to allow data transfer between a processor and a memory device to occur at a significantly faster rate. It should be noted that the phrase "data transfer" as used herein includes all digital signals transferred to and from the memory device 16a, and thus includes signals on the CA and DQ busses as well as the FLAG signal. As the data transfer rate increases, it becomes more difficult to maintain the required timing between signals transmitted between the memory device 16a and the memory controller 18. For example, as mentioned above, the command packet CA<0:39> is normally transmitted to the memory device 16a in synchronization with the command clock signal CCLK, and the data is normally transmitted to the memory device 16a in synchronization with the selected one of the data clock signals DCLK0 and DCLK1. However, because of unequal signal delays and other factors, the command packet words CA<0:9> may not arrive at the memory device 16a in synchronization with the command clock signal CCLK, and the data packet words may not arrive at the memory device 16a in synchronization with the selected data clock signal DCLK0 or DCLK1. Moreover, even if these signals are actually coupled to the memory device 16a in synchronization with each other, this timing may be lost once they are coupled to circuits within the memory device. For example, internal signals require time to propagate to various circuitry in the memory device 16a, differences in the lengths of signal routes can cause differences in the times at which signals reach the circuitry, and differences in capacitive loading of signal lines can also cause differences in the times at which signals reach the circuitry. These differences in arrival times can become significant at high data transfer rates and eventually limit the operating speed of the packetized memory devices.
The problems associated with varying arrival times are exacerbated as timing tolerances become more restricted at higher data transfer rates. For example, if the internal clock ICLK derived from the command clock CCLK does not cause each of the packet words CA<0:9> comprising a command packet CA<0:39> to latch at the proper time, errors in the operation of the memory device may result. Thus, the timing or phase shift of the internal clock signal ICLK relative to the command clock signal CCLK must be adjusted such that the ICLK signal may be utilized to successfully latch each of the respective command signals CA<0>-CA<9> comprising a packet word CA<0:9>. This is true notwithstanding the varying arrival times of the respective command signals CA<0>-CA<9> within each packet word CA<0:9> relative to the ICLK signal.
Thus, for each of the clock signals CCLK, DCLK0, and DCLK1 the phase shift of respective internal clock signals derived from these respective external clock signals must be adjusted so the internal clock signals can be used to latch corresponding packet words at optimum times. For example, the phase shift of the internal clock signal ICLK relative to the command clock signal CCLK must be adjusted so that all command signals CA<0>-CA<9> in each packet word CA<0:9> are latched at the optimum time.
As the data transfer rate increases, the duration for which each signal CA<0>-CA<9> in a packet word CA<0:9> is valid decreases by a corresponding amount, as will be understood by one skilled in the art. More specifically, the data window or "eye" DE for each of the DQ<0>-DQ<15> signals decreases at higher data transfer rates. As understood by one skilled in the art, the data eye DE for each of the DQ<0>-DQ<9> signals defines the actual duration that each signal is valid after timing skew of the signal is considered. The timing skew of the DQ<0>-DQ<9> signals arises from a variety of timing errors such as loading on the lines of the DQ bus and the physical lengths of such lines.
As data eyes DE of the applied signals DQ<0>-DQ<9> decrease at high data transfer rates, it is possible that one or more of these signals in each data packet word DQ<0:15> will have arrival times such that not all signals in a packet word are simultaneously valid at the memory device 16a, and thus cannot be successfully captured by the internal clock signal ICLK. For example, in
There is a need for synchronizing respective data clock signals and corresponding data packet signals during the transfer of read data between packetized memory devices and a memory controller. Although the foregoing discussion is directed to synchronizing clock signals in packetized memory devices like SLDRAMs, similar problems exist in other types of integrated circuits as well, including other types of memory devices.
According to one aspect of the present invention, a method adaptively adjusts respective timing offsets of a plurality of digital signals relative to a clock signal being output along with the digital signals to enable a circuit receiving the digital signals successfully to each of the digital signals responsive to the clock signal. The method includes storing in a respective storage circuit associated with each digital signal a corresponding phase command. The phase command defines a particular timing offset between the corresponding digital signal and the clock signal. The clock signal is output along with each digital signal having the timing offset defined by the corresponding phase command. The digital signals are captured responsive to the clock signal and evaluated to determine if each digital signal was successfully captured. A phase adjustment command is generated to adjust the value of each phase command. The operations of outputting the clock signal through generating a phase adjustment command are repeated for a plurality of phase adjustment commands for each digital signal. A phase command that causes the digital signal to be successfully captured is then selected, and the selected phase command is stored in the storage circuit associated with the digital signal.
According to another aspect of the present invention, a read synchronization circuit adaptively adjusts respective timing offsets of a plurality of digital signals applied on respective signal terminals and an external data clock signal to enable an external device to latch the digital signals responsive to the external data clock signal. The read synchronization circuit includes a plurality of latch circuits, each latch circuit including an input, an output coupled to a respective signal terminal, and a clock terminal. Each latch circuit stores a signal applied on the input and providing the stored signal on the signal terminal responsive to a clock signal applied on the clock terminal. A plurality of phase command registers store phase commands with each register being associated with at least one of the latch circuits.
A clock generation circuit is coupled to latch circuits and the phase command registers and generates a plurality of internal clock signals and the external data clock signal responsive to a read clock signal. Each internal clock signal and the external clock signal has a respective phase shift relative to the read clock signal. The clock generation circuit selects one of the internal clock signals for each latch circuit in response to the associated phase command and applies the selected internal clock signal to the clock terminal of the latch circuit to place digital signals on the corresponding signal terminal with a timing offset determined by the phase shift of the selected internal clock signal.
A control circuit is coupled to the clock generation circuit and the phase command registers and operates in response to a synchronization command to apply synchronization digital signals on the inputs of the latch circuits and to adjust the respective timing offsets between the external data clock signal and the synchronization digital signals output by each latch circuit by adjusting the respective values of the phase commands. The circuit stores final phase commands in each phase command register that allow the synchronization digital signals to be successfully captured responsive to the external data clock signal. The read synchronization circuit may be utilized in a variety of different types of integrated circuits, including packetized memory devices such as SLDRAMs, nonpacketized devices such as double-data-rate synchronous dynamic random access memories (DDR SDRAMs), and alternative memory architectures having alternative clocking topologies.
One skilled in the art will understand that synchronization of the data clock signals DCLK0 and DCLK1 as described herein means the adjustment of the timing offset of respective bits D<0>-D<15> in the data packet words D<0:15> relative to the data clock signals DCLK0 and DCLK1 such that the memory controller 402 can successfully capture the data packet words D<0:15> responsive to the data clock signals DCLK0 and DCLK1, as will be discussed in more detail below. In the following description, certain details are set forth to provide a sufficient understanding of the present invention. However, it will be clear to one skilled in the art that the invention may be practiced without these particular details. In other instances, well-known circuits, control signals, timing protocols, and software operations have not been shown in detail in order to avoid unnecessarily obscuring the invention.
In the memory device 404, the command buffer and address capture circuit 46 (
An up/down phase counter-controller 416 latches the phase adjust command word PHADJCMD from the command decoder and sequencer 408 and operates in response to the latched phase adjust command word to develop a phase command word CMDPH<0:3> and to store the developed phase command word in one of a plurality of phase command registers 434A-P, as will be explained in more detail below. The latched CMDPH<0:3> word stored in the registers 434A-P are designated as phase command words CMDPH0<0:3>-CMDPH15<0:3>, respectively. A plurality of multiplexers 436A-P receive the CMDPH0<0:3>-CMDPH15<0:3> words, respectively, stored in the registers 434A-P, and further receive a plurality of clock signals 438A-N from a delay-locked loop circuit 418 on respective inputs. The delay-locked loop circuit 418 develops the plurality of clock signals 438A-N in response to the RCLK signal, with the clock signals 438A-N having phase shifts, designated φ1-φN, respectively, relative to the RCLK signal. In the embodiment of
Each multiplexer 436A-P provides one of the applied clock signals 438A-N on an output in response to the phase command word CMDPH0<0:3>-CMDPH15<0:3> applied from the corresponding register 434A-P. The clock signals output by the multiplexers 436A-P are designated data read clocks DRCLK0-DRCLK15, respectively, and are applied to clock respective read synchronization data bits RSDW<0>-RSDW<15> into a plurality of data latches 440A-P. A read data pattern generator 424 generates the RSDW<0>-RSDW<15> bits, as will be discussed in more detail below. In response to the applied DRCLK0-DRCLK15 signals, the latches 440A-P store the applied RSDW<0>-RSDW<15> bits, respectively, and apply the stored bits through corresponding buffers 442A-P as the data bits D<0>-D<15> on the data bus DQ. The DRCLK0-DRCLK15 signals thus determine when each latch 440A-P places the corresponding RSDW<0>-RSDW<15> bit onto the corresponding line of the data bus DQ relative to transitions of the RCLK signal. This is true because each DRCLK0-DRCLK15 signal corresponds to one of the clock signals 438A-N selected by the corresponding multiplexer 436A-P responsive to the applied CMPDH0<0:3>-CMDPH15<0:3> word, and each clock signal 438A-N has a defined phase shift relative to the RCLK signal as previously described. The memory device 404 further includes a data clock driver circuit 446 that generates the data clock signals DCLK0 and DCLK1 in response to the read clock signal RCLK. Although the two data clocks DCLK0, DCLK1 are discussed in the described embodiments, only one data clock may be used in an alternative embodiment as will be understood by those skilled in the art.
During the read synchronization mode of operation, the read data pattern generator 424 generates successive 16-bit read synchronization data packet words RSDW<0:15>, with respective bits RSDW<0>-RSDW<15> in each word being clocked into respective data latches 440A-P in response the DCLK0-DCLK15 signals. During normal read operations, the 16-bit data packet words D<0:15> corresponding to the data being accessed are successively output from the multiplexer 122 (
During the read synchronization mode of operation, the memory controller 402 sequentially latches data words D<0:15> applied on the data bus DQ by the memory device 404 in response to the selected DCLK0, DCLK1 signal. For each bit in the latched D<0:15> words, the memory controller 402 executes a synchronization process to determine whether the latched bit D<0>-D<15> was successfully captured in response to the selected one of the DCLK0, DCLK1 signals. For example, the controller can generate an expected value for the bit D<0>-D<15> and compare the latched bit to the expected value. When the two bits are equal, the controller 402 determines the bit was successfully captured, and otherwise determines the capture was unsuccessful. The controller 402 then sends a phase adjustment command to the memory device 404 over the CA bus. In response to the phase adjustment command, the device 404 adjusts the timing offset between the selected DCLK0, DCLK1 signal and the bit D<0:15> being synchronized, and thereafter once again determines whether the bit is successfully captured.
The overall operation of the read synchronization system 400 in synchronizing the data clock signals DCLK0 and DCLK1 during the read synchronization mode of operation will now be described in more detail. The memory controller 402 operates in the read synchronization mode in response to a predetermined condition. For example, the memory controller 402 may operate in the read synchronization mode of operation as part of an initialization and synchronization procedure during which the memory controller 402 also synchronizes the command clock signal CCLK and the data clock signals DCLK0 and DCLK1 during write operations, and further performs other functions in initializing the memory device 404. Alternatively, the memory controller 402 may operate in the read synchronization mode of operation after a predetermined time during normal operation of the memory controller and memory device 404 in order to periodically resynchronize the data clock signals DCLK0 and DCLK1.
After commencing operation in the read synchronization mode of operation, the memory controller 402 applies phase adjustment commands to the memory device 404. Each phase adjustment command includes information identifying a particular memory device 404 and a particular bit D<0>-D<15> that is to be synchronized. contains information that is utilized by the memory device 404 to adjust the value of the phase command word CMDPH<0:3> stored in a corresponding phase command register 434A-P, as will be explained in more detail below. The phase adjustment command also selects one of the DCLK0, DCLK1 signals with which each D<0>-D<15> bit is to be synchronized. As previously mentioned, the value of the CMDPH<0:3> word adjusts the timing offset between the corresponding bit D<0>-D<15> and transitions of the selected data clock signal DCLK0 and DCLK1, and in this way the memory controller 402 utilizes the phase adjustment commands to adjust this offset for each bit D<0>-D<15>.
The command buffer and address capture circuit 46 latches the applied phase adjustment commands read in response to the ICLK signal as previously described with reference to
The developed PHADJCMD<0:Y> word is applied to the counter-controller 416, which first examines the latched PHADJCMD<0:Y> word to determine the selected bit and thereafter reads the current value of the phase command word CMDPH<0:3> stored in the phase command register 434A-P associated with the selected bit. For example, if the PHADJCMD<0:Y> word identifies the bit D<0>, the counter-controller 416 reads the value of the CMDPH0<0:3> word stored in the phase command register 434A. After reading the value of CMDPH<0:3> word stored in the selected phase command register 434A-P, the counter-controller 416 generates a new value for the CMDPH<0:3> word responsive to the PHADJCMD<0:Y>. For example, the PHADJCMD<0:Y> word may contain information instructing the counter-controller 416 to increment or decrement the value of the read CMDPH<0:3> word. Once the counter-controller 416 has generated the new CMDPH<0:3> word, the counter-controller 416 stores the new word in the appropriate phase command register 434A-P. For example, if bit D<0> is being synchronized, the counter-controller 416 stores the newly generated value for the CMDPH0<0:3> word in the register 434A.
The counter-controller 416 can, alternatively, simply store an updated phase command word CMDPH<0:3> in the appropriate register 434A-P responsive to the PHADJCMD<0:Y> word. In this way, the counter-controller 416 need not first read the CMDPH<0:3> word stored in the register 413A-P being updated. In another embodiment of the system 400, the counter-controller 416 can simultaneously adjust the values of the CMDPH0<0:3>-CMDPH15<0:3> words stored in the registers 434A-P, respectively. In this embodiment, the PHADJCMD<0:Y> word includes information the counter-controller 416 uses in independently adjusting each of the CMDPH0<0:3>-CMDPH15<0:3> words.
At this point, the read synchronization data words RSDW<0:15> generated by the pattern generator 424 are clocked into the data latches 440A-P responsive to the clock signals DRCLK0-DRCLK15, respectively, with each of these clock signals having an offset relative to the RCLK signal. As previously described, each multiplexer 436A-P outputs a selected one of the clock signals 438A-N as the corresponding DRCLK0-DRCLK15 signal, with the selected clock signal being determined by the value of the CMDPH0-CMDPH15<0:3> word applied to the multiplexer from the corresponding phase command register 434A-P. Thus, the data bits RSDW<0>-RSDW<15> are clocked out of the data latches 440A-P having respective timing offsets relative to the RCLK signal and thus relative to the DCLK0, DCLK1 signals, with each timing offset being determined by the value of the CMDPH0-CMDPH15<0:3> word store in the corresponding phase command register 434A-P.
At this point, in the memory controller 402 latches applied D<0:15> words responsive to the selected DCLK0, DCLK1 signal, and then determines whether the bit D<0>-D<15> being synchronized in the latched word was successfully captured. The memory controller 402 compares the latched value of the bit D<0>-D<15> being synchronized applied data word D<0:63> to the expected value for the bit and stores the result of the comparison. The Memory controller 402 thereafter generates a second phase adjustment command including an incremented phase value, and applies this new command to the memory device 404. The command buffer and address capture circuit 46 once again latches the applied phase adjustment command and outputs the latched command to the command decoder and sequencer 408. In response to the incremented phase value in this new phase adjustment command, the command decoder and sequencer 408 applies a new PHADJCMD<0:Y> word to the counter-controller 416 which, in turn, reads the current value of the selected CMDPH0<0:3>-CMDPH15<0:3> word and increments or decrements the current value to develop a new CMDPH0<0:3>-CMDPH<15> word. The counter-controller 416 then stores the new value of the CMDPH0<0:3>-CMDPH<15> word in the corresponding register 434A-P. At this point, the RSDW<0>-RSDW<15> bits from the pattern generator 424 are clocked into the data latches 440A-P responsive to the clock signals DRCLK0-DRCLK15, respectively, with each of these clock signals having an offset relative to the DCLK0, DCLK1 signals as determined the current values of the CMDPH0<0:3>-CMDPH15<0:3> words. The RSDW<0:15> words are thus clocked out of the data latches 440A-P as the data initialization packet words D<0:15> on the data bus DQ, each bit D<0>-D<15> having a timing offset relative to the selected DCLK0, DCLK1 signal with the selected bit D<0>-D<15> currently being synchronized having a new timing offset as determined by the new value of the corresponding CMDPH0<0:3>-CMDPH<0:3> word.
The memory controller 402 once again captures from the data bus DQ the data initialization packet words D<0:15> having the new timing offset applied to the bit D<0>-D<15> being synchronized, compares the latched value to an expected value, and stores the result of this comparison. The memory controller 402 continues adjusting the value of the phase adjustment command and applying the adjusted commands to the memory device 404 in order to adjust the timing offset between the selected D<0>-D<15> bit and the selected data clock signal DCLK0, DCLK1. As the memory controller 402 adjusts the values of the phase adjustment commands, the memory controller stores a number of comparison results, each comparison result value corresponding to a particular value of the phase adjustment command (i.e., a particular timing offset of the selected bit D<0>-D<15> relative to the selected DCLK0 and DCLK1 signal). After a predetermined number of comparison results have been stored, the memory controller 402 executes a phase selection procedure to select a final phase adjustment command from among the phase adjustment commands that resulted in the successful capture of the selected bit D<0>-D<15> as indicated by the corresponding comparison result. In one embodiment, the memory controller 402 stores sixteen comparison results, each corresponding to one of sixteen values for the phase adjustment command, and selects the final phase adjustment command from among the ones of the sixteen values that resulted in the successful capture of the selected D<0>-D<15> bit. One procedure that may be executed by the control circuit 406 in determining the final phase adjustment word PHADJ<0:4> is described in more detail in U.S. Pat. No. 5,953,284 to Baker et al., entitled METHOD AND APPARATUS FOR ADAPTIVELY ADJUSTING THE TIMING OF A CLOCK SIGNAL USED TO LATCH DIGITAL SIGNALS, AND MEMORY DEVICE USING SAME, which issued Sep. 14, 1999 and which is incorporated herein by reference.
After selecting the desired one of the phase adjustment commands, the memory controller 402 applies the selected phase adjustment command to the memory device 404. The command buffer and address capture circuit 46 and command decoder and sequencer 408 in the memory device 404 then operate as previously described develop the selected PHADJCMD<0:Y> word corresponding to the selected phase adjustment command. The counter-controller 416 receives the selected PHADJCMD<0:Y> word, which includes information indicating that the word corresponds to the final selected value for the corresponding bit D<0>-D<15>. In response to the selected PHADJCMD<0:Y> word, the counter-controller 416 operates as previously described to update the value of the CMDPH0<0:3>-CMDPH<0:3> word stored in the register 434A-P corresponding to the bit being synchronized to a final value as determined by the selected PHADJCMD<0:Y> word. For example, if the D<0> bit is being synchronized, the counter-controller 416 sets the value of the CMDPH0<0:3> word stored in the register 434A to a final value as determined by the selected PHADJCMD<0:Y> word.
Upon the final phase command word CMDPH0<0:3>-CMDPH15<0:3> being stored in the corresponding register 434A-P, the corresponding clock signal DRCLK0-DRCLK15 signal has a phase relative to the read clock signal RCLK that is determined by the final phase command word, and this phase is utilized during normal read operations of the memory device 404. This final phase command word CMDPH0<0:3>-CMDPH15<0:3> defines the timing offset between the selected DCLK0, DCLK1 signal and the corresponding bit D<0>-D<15>. This timing offset is then used during normal read operations of the memory device 404 so that the memory controller 402 may successfully capture this bit in the data packet words D<0:15> being transferred to the memory controller in response to read commands from the controller. The memory controller 402 control circuit 406 thereafter develops a data clock offset to edge align the second DCLK0, DCLK1 signal with the selected data clock signal. That enables the controller 402 to successfully capture data bits D<0>-D<15> responsive to either DCLK0, DCLK1 signal.
After synchronizing both DCLK0, DCLK1 signals for the selected bit D<0>-D<15>, the memory controller 402 develops a new phase adjustment command identifying the next bit D<0>-D<15> to be synchronized, and the memory controller 402 and memory device 404 thereafter operate in the same way as just described to synchronize the newly selected bit. The controller 402 and memory device 404 repeat this process for each of the bits D<0>-D<15> to independently synchronize each bit with the DCLK0, DCLK1 signals. When each bit D<0>-D<15> has been synchronized, the phase command registers 434A-P store final phase command values CMDPH0<0:3>-CMDPH15<0:3> to define the respective timing offsets between the each bit D<0>-D<15> and the DCLK0, DCLK1 signals. As will be understood by those skilled in the art, the exact process executed in synchronizing each D<0>-D<15> bit may be varied. For example each bit D<0>-D<15> may first be synchronized with the DCLK0 signal, and then each synchronized with the DCLK1 signal. Alternatively, a selected D<0>-D<15> bit may be synchronized with the DCLK0 signal, then the next selected bit synchronized with the DCLK0, signal, and so on sequentially for all bits. In another process, respective D<0>-D<15> bits may be independently synchronized with the DCLK0, signal in parallel. Other processes and combinations of the described processes may be utilized and will be well understood by those skilled in the art.
In another embodiment of the synchronization system 400 of
In the second example of
One skilled in the art will realize that the procedure executed by the control circuit 406 in synchronizing the data clock signals DCLK0, DCLK1 may vary. For example, in the above-described procedure the control circuit 406 captures only one data packet D<0:63> at each phase of the DRCLK0-DRCLK15 signal corresponding to the bit D<0>-D<15> being synchronized. In another embodiment, the control circuit 406 may perform a predetermined number of comparisons at each given phase of the DRCLK0-DRCLK15 signal and timing offset of the corresponding D<0>-D<15> bit relative to the data clocks DCLK0 and DCLK1. In this embodiment, the control circuit 406 may, for example, control components of the memory controller 402 so that eight data packets D<0:63> are captured and compared at each phase of the DRCLK0-DRCLK15 signals. When all eight of these comparisons indicate successful captures, the control circuit 406 stores a "1" indicating successful data capture at this phase. However, if any of the comparisons at a given phase indicates an unsuccessful capture, the control circuit 406 stores a "0" indicating failure at this phase. Once again, after sixteen, for example, results signals have been stored, the control circuit 406 determines the final phase adjustment word PHADJ<0:4> and transfers this word to the memory device 404. The memory device 404 then operates as previously described, applying the corresponding PHADJCMD<0:Y> word to the counter-controller 416 which, in turn, stores the final phase command word CMDPH0<0:3>-CMDPH15<0:3> in the appropriate phase command register 434A-P to thereby set the final phase of the corresponding DRCLK0-DRCLK15 signal being adjusted.
The overall operation of the read synchronization system 400 and general operation of several components within that circuit have now been described with reference to FIG. 4. More detailed circuitry for implementing the components of the read synchronization system 400 contained within the memory controller 402 and memory device 404 will be understood by those skilled in the art, and are not provided in more detail to avoid unnecessarily obscuring the present invention. Several of these components are described in more detail in U.S. Pat. No. 6,029,250 to Keeth entitled METHOD AND APPARATUS FOR ADAPTIVELY ADJUSTING THE TIMING OFFSET BETWEEN A CLOCK SIGNAL AND DIGITAL SIGNALS TRANSMITTED COINCIDENT WITH THAT CLOCK SIGNAL, AND MEMORY DEVICE AND SYSTEM USING SAME, which is incorporated herein by reference. In addition, in addition to being used with a programmable delay circuit, such as the delay-locked loop 418, the present invention may be used with other circuits for adjusting the timing offset between electrical signals, such as the command delay rings 506a described in U.S. patent application. Ser. No. 09/201,519 to Keeth, entitled METHOD AND APPARATUS FOR HIGH SPEED DATA CAPTURE UTILIZING BIT-TO-BIT TIMING CORRECTION, AND MEMORY DEVICE USING SAME, which was filed on Nov. 30, 1998 and which is incorporated herein by reference. Furthermore, as previously mentioned, the synchronization system 400 may be used in a variety of different types of memory devices in addition to the SLDRAM devices described herein, such as in RAMBUS type memory devices and in double-data-rate synchronous dynamic random access memory devices ("DDR SDRAMs"). In DDR SDRAMs, the timing offsets of respective bits on the data bus DQ are adjusted with respect to a data strobe signal DQS, as will be appreciated by those skilled in the art.
During normal write operations, the memory controller 708 applies a write command on the CMD bus to the memory devices 702, 704 which, in turn, latch the write command in response to the CCLK signal also applied by the memory controller. Each of the memory devices 702, 704 decodes the latched command and determines whether it is the device being accessed. The memory controller 708 supplies write data on the DQ bus and the memory device 702, 704 being accessed latches the supplied write data in response to the CCLK signal from the memory controller. During normal read operations, the memory controller 708 applies the read command on the CMD bus to the memory devices 702, 704 which, once again, latch and decode the read command. The memory device 702, 704 being accessed thereafter supplies read data on the DQ bus and the memory controller 708 latches the read data in response to the RCLK the signal from the clock generator 706. Each of the data bits on the DQ bus has a respective timing offset relative to the RCLK signal, with the timing offsets being determined during a read synchronization mode of operation. The respective timing offsets allow the memory controller 708 to successfully capture all read data bits supplied on the DQ bus during normal read operations. During the read synchronization mode of operation, the circuits 703, 705 operate in an analogous manner to components of the read synchronization system 400 of FIG. 5. Such operation will be well understood by those skilled in the art in view of the previous detailed description of the read synchronization system 400 of
It is to be understood that even though various embodiments and advantages of the present invention have been set forth in the foregoing description, the above disclosure is illustrative only, and changes may be made in detail, and yet remain within the broad principles of the invention. For example, many of the components described above may be implemented using either digital or analog circuitry, or a combination of both, and also, where appropriate, may be realized through software executing on suitable processing circuitry. Therefore, the present invention is to be limited only by the appended claims.
Johnson, Brian, Harrison, Ronnie M.
Patent | Priority | Assignee | Title |
10013371, | Jun 24 2005 | GOOGLE LLC | Configurable memory circuit system and method |
7017086, | Jun 18 2002 | Oracle America, Inc | Round-robin updating for high speed I/O parallel interfaces |
7047384, | Jun 27 2002 | Intel Corporation | Method and apparatus for dynamic timing of memory interface signals |
7081784, | Nov 15 2004 | Hynix Semiconductor Inc. | Data output circuit of memory device |
7173877, | Sep 30 2004 | Polaris Innovations Limited | Memory system with two clock lines and a memory device |
7289378, | Mar 31 2004 | Round Rock Research, LLC | Reconstruction of signal timing in integrated circuits |
7299329, | Jan 29 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Dual edge command in DRAM |
7443742, | Dec 23 2004 | Infineon Technologies AG | Memory arrangement and method for processing data |
7453746, | Mar 31 2004 | Round Rock Research, LLC | Reconstruction of signal timing in integrated circuits |
7480203, | Aug 04 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for initialization of read latency tracking circuit in high-speed DRAM |
7486702, | Aug 11 2003 | Cisco Technology, Inc | DDR interface for reducing SSO/SSI noise |
7489569, | Mar 31 2004 | Round Rock Research, LLC | Reconstruction of signal timing in integrated circuits |
7549033, | Jan 29 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Dual edge command |
7571359, | Jul 31 2000 | Massachusetts Institute of Technology | Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals |
7580312, | Jul 31 2006 | GOOGLE LLC | Power saving system and method for use with a plurality of memory circuits |
7581127, | Jul 31 2006 | GOOGLE LLC | Interface circuit system and method for performing power saving operations during a command-related latency |
7590796, | Jul 31 2006 | GOOGLE LLC | System and method for power management in memory systems |
7599205, | Sep 02 2005 | GOOGLE LLC | Methods and apparatus of stacking DRAMs |
7609562, | Jan 31 2007 | SK HYNIX NAND PRODUCT SOLUTIONS CORP | Configurable device ID in non-volatile memory |
7609567, | Jun 24 2005 | GOOGLE LLC | System and method for simulating an aspect of a memory circuit |
7652938, | Mar 22 2005 | MediaTek, Inc. | Methods and systems for generating latch clock used in memory reading |
7660187, | Aug 04 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for initialization of read latency tracking circuit in high-speed DRAM |
7724589, | Jul 31 2006 | GOOGLE LLC | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
7730338, | Jul 31 2006 | GOOGLE LLC | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
7761724, | Jul 31 2006 | GOOGLE LLC | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
8019589, | Jul 31 2006 | GOOGLE LLC | Memory apparatus operable to perform a power-saving operation |
8041881, | Jul 31 2006 | GOOGLE LLC | Memory device with emulated characteristics |
8055833, | Oct 05 2006 | GOOGLE LLC | System and method for increasing capacity, performance, and flexibility of flash storage |
8060774, | Jun 24 2005 | GOOGLE LLC | Memory systems and memory modules |
8077535, | Jul 31 2006 | GOOGLE LLC | Memory refresh apparatus and method |
8080874, | Sep 14 2007 | GOOGLE LLC | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
8081474, | Dec 18 2007 | GOOGLE LLC | Embossed heat spreader |
8089795, | Feb 09 2006 | GOOGLE LLC | Memory module with memory stack and interface with enhanced capabilities |
8090897, | Jul 31 2006 | GOOGLE LLC | System and method for simulating an aspect of a memory circuit |
8111566, | Nov 16 2007 | GOOGLE LLC | Optimal channel design for memory devices for providing a high-speed memory interface |
8112266, | Jul 31 2006 | GOOGLE LLC | Apparatus for simulating an aspect of a memory circuit |
8130560, | Nov 13 2006 | GOOGLE LLC | Multi-rank partial width memory modules |
8147991, | Jun 24 2002 | Cree, Inc. | One hundred millimeter single crystal silicon carbide wafer |
8154935, | Jul 31 2006 | GOOGLE LLC | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
8169233, | Jun 09 2009 | GOOGLE LLC | Programming of DIMM termination resistance values |
8209479, | Jul 18 2007 | GOOGLE LLC | Memory circuit system and method |
8244971, | Jul 31 2006 | GOOGLE LLC | Memory circuit system and method |
8280714, | Jul 31 2006 | GOOGLE LLC | Memory circuit simulation system and method with refresh capabilities |
8327104, | Jul 31 2006 | GOOGLE LLC | Adjusting the timing of signals associated with a memory system |
8335894, | Jul 25 2008 | GOOGLE LLC | Configurable memory system with interface circuit |
8340953, | Jul 31 2006 | GOOGLE LLC | Memory circuit simulation with power saving capabilities |
8359187, | Jun 24 2005 | GOOGLE LLC | Simulating a different number of memory circuit devices |
8370566, | Oct 05 2006 | GOOGLE LLC | System and method for increasing capacity, performance, and flexibility of flash storage |
8386722, | Jun 23 2008 | GOOGLE LLC | Stacked DIMM memory interface |
8386833, | Jun 24 2005 | GOOGLE LLC | Memory systems and memory modules |
8390364, | Feb 25 2010 | Hynix Semiconductor Inc. | Internal voltage generation circuit for semiconductor apparatus |
8397013, | Oct 05 2006 | GOOGLE LLC | Hybrid memory module |
8438328, | Feb 21 2008 | GOOGLE LLC | Emulation of abstracted DIMMs using abstracted DRAMs |
8446781, | Nov 13 2006 | GOOGLE LLC | Multi-rank partial width memory modules |
8566516, | Jul 31 2006 | GOOGLE LLC | Refresh management of memory modules |
8566556, | Feb 09 2006 | GOOGLE LLC | Memory module with memory stack and interface with enhanced capabilities |
8582339, | Sep 01 2005 | GOOGLE LLC | System including memory stacks |
8595419, | Jul 31 2006 | GOOGLE LLC | Memory apparatus operable to perform a power-saving operation |
8601204, | Jul 31 2006 | GOOGLE LLC | Simulating a refresh operation latency |
8615679, | Jun 24 2005 | GOOGLE LLC | Memory modules with reliability and serviceability functions |
8619452, | Sep 02 2005 | GOOGLE LLC | Methods and apparatus of stacking DRAMs |
8631193, | Feb 21 2008 | GOOGLE LLC | Emulation of abstracted DIMMS using abstracted DRAMS |
8631220, | Jul 31 2006 | GOOGLE LLC | Adjusting the timing of signals associated with a memory system |
8671244, | Jul 31 2006 | GOOGLE LLC | Simulating a memory standard |
8675429, | Nov 16 2007 | GOOGLE LLC | Optimal channel design for memory devices for providing a high-speed memory interface |
8705240, | Dec 18 2007 | GOOGLE LLC | Embossed heat spreader |
8730670, | Dec 18 2007 | GOOGLE LLC | Embossed heat spreader |
8745321, | Jul 31 2006 | GOOGLE LLC | Simulating a memory standard |
8751732, | Oct 05 2006 | GOOGLE LLC | System and method for increasing capacity, performance, and flexibility of flash storage |
8760936, | Nov 13 2006 | GOOGLE LLC | Multi-rank partial width memory modules |
8762675, | Jun 23 2008 | GOOGLE LLC | Memory system for synchronous data transmission |
8773937, | Jun 24 2005 | GOOGLE LLC | Memory refresh apparatus and method |
8796830, | Sep 01 2006 | GOOGLE LLC | Stackable low-profile lead frame package |
8797779, | Feb 09 2006 | GOOGLE LLC | Memory module with memory stack and interface with enhanced capabilites |
8811065, | Sep 02 2005 | GOOGLE LLC | Performing error detection on DRAMs |
8819356, | Jul 25 2008 | GOOGLE LLC | Configurable multirank memory system with interface circuit |
8868829, | Jul 31 2006 | GOOGLE LLC | Memory circuit system and method |
8972673, | Jul 31 2006 | GOOGLE LLC | Power management of memory circuits by virtual memory simulation |
8977806, | Oct 15 2006 | GOOGLE LLC | Hybrid memory module |
9030907, | Oct 07 2013 | SK Hynix Inc. | Semiconductor device and semiconductor system with the same |
9047976, | Jul 31 2006 | GOOGLE LLC | Combined signal delay and power saving for use with a plurality of memory circuits |
9059118, | Jun 24 2002 | Cree, Inc. | Method for producing semi-insulating resistivity in high purity silicon carbide crystals |
9171585, | Jun 24 2005 | GOOGLE LLC | Configurable memory circuit system and method |
9200381, | Jun 25 2004 | Cree, Inc. | Producing high quality bulk silicon carbide single crystal by managing thermal stresses at a seed interface |
9324391, | Jan 29 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Dual event command |
9507739, | Jun 24 2005 | GOOGLE LLC | Configurable memory circuit system and method |
9524759, | Dec 16 2014 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Apparatuses and methods for capturing data using a divided clock |
9542352, | Feb 09 2006 | GOOGLE LLC | System and method for reducing command scheduling constraints of memory circuits |
9542353, | Feb 09 2006 | GOOGLE LLC | System and method for reducing command scheduling constraints of memory circuits |
9632929, | Feb 09 2006 | GOOGLE LLC | Translating an address associated with a command communicated between a system and memory circuits |
9727458, | Feb 09 2006 | GOOGLE LLC | Translating an address associated with a command communicated between a system and memory circuits |
9767886, | Jan 29 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory command received within two clock cycles |
9790619, | Jun 24 2002 | Cree, Inc. | Method of producing high quality silicon carbide crystal in a seeded growth system |
Patent | Priority | Assignee | Title |
3633174, | |||
4004100, | Aug 14 1974 | Nippon Electric Company, Ltd. | Group frame synchronization system |
4077016, | Feb 22 1977 | E-SYSTEMS, INC , 6250 FREEWAY, P O BOX 226030, DALLAS TX 75266 | Apparatus and method for inhibiting false locking of a phase-locked loop |
4096402, | Dec 29 1975 | SGS-Thomson Microelectronics, Inc | MOSFET buffer for TTL logic input and method of operation |
4404474, | Feb 06 1981 | RCA Corporation | Active load pulse generating circuit |
4481625, | Oct 21 1981 | INTEL CORPORATION, A DE CORP ; ELXSI CORPORATION, A DE CORP ; TRILOGY SYSTEMS CORPORATION, A CORP OF CALIFORNIA | High speed data bus system |
4508983, | Feb 10 1983 | Motorola, Inc. | MOS Analog switch driven by complementary, minimally skewed clock signals |
4511846, | May 24 1982 | National Semiconductor Corporation | Deskewing time-critical signals in automatic test equipment |
4514647, | Aug 01 1983 | CHASE MANHATTAN BANK, AS ADMINISTRATIVE AGENT, THE | Chipset synchronization arrangement |
4524448, | Nov 09 1979 | Siemens Nixdorf Informationssysteme AG | Variable delay unit for data synchronizer using phase-sensitive counter to vary the delay |
4573017, | Jan 03 1984 | Motorola, Inc. | Unitary phase and frequency adjust network for a multiple frequency digital phase locked loop |
4600895, | Apr 26 1985 | Minnesota Mining and Manufacturing Company | Precision phase synchronization of free-running oscillator output signal to reference signal |
4603320, | Apr 13 1983 | ACTICON TECHNOLOGIES LLC | Connector interface |
4638187, | Oct 01 1985 | CYPRESS SEMICONDUCTOR MINNESOTA INC | CMOS output buffer providing high drive current with minimum output signal distortion |
4638451, | May 03 1983 | Texas Instruments Incorporated | Microprocessor system with programmable interface |
4687951, | Oct 29 1984 | Texas Instruments Incorporated | Fuse link for varying chip operating parameters |
4727541, | Dec 06 1984 | Fujitsu Limited | Hierarchical data transmission system |
4746996, | Jun 26 1984 | Hitachi, Ltd. | Skew error correction circuit for video signal reproducing apparatus |
4773085, | Jun 12 1987 | Bell Communications Research, Inc. | Phase and frequency detector circuits |
4789796, | Dec 23 1985 | NXP B V | Output buffer having sequentially-switched output |
4818995, | May 19 1987 | HITACHI, LTD , 6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU, TOKYO, JAPAN, A CORP OF JAPAN; NIPPON TELEGRAPH AND TELEPHONE CORPORATION, 1-6, UCHISAIWAICHO-1-CHOME, CHIYODA-KU, TOKYO, JAPAN, A CORP OF JAPAN | Parallel transmission system |
4893087, | Jan 07 1988 | Motorola, Inc. | Low voltage and low power frequency synthesizer |
4902986, | Jan 30 1989 | SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT | Phased locked loop to provide precise frequency and phase tracking of two signals |
4953128, | Dec 16 1986 | Mitsubishi Denki Kabushiki Kaisha | Variable delay circuit for delaying input data |
4958088, | Jun 19 1989 | Micron Technology, Inc. | Low power three-stage CMOS input buffer with controlled switching |
4972470, | Aug 06 1987 | ACTICON TECHNOLOGIES LLC | Programmable connector |
4984204, | Jan 28 1988 | Hitachi, LTD; Hitachi VLSI Engineering Corp | High speed sensor system using a level shift circuit |
4984255, | Nov 15 1989 | National Semiconductor Corporation | Edge transition insensitive delay line system and method |
5020023, | Feb 23 1989 | International Business Machines Corporation | Automatic vernier synchronization of skewed data streams |
5038115, | May 29 1990 | MYERS, GLEN A | Method and apparatus for frequency independent phase tracking of input signals in receiving systems and the like |
5062082, | Sep 04 1990 | Samsung Electronics Co., Ltd. | Semiconductor memory device with delay in address predecoder circuit independent from ATD |
5075569, | Mar 17 1989 | SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT | Output device circuit and method to minimize impedance fluctuations during crossover |
5086500, | Aug 07 1987 | ST CLAIR INTELLECTUAL PROPERTY CONSULTANTS, INC | Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits |
5087828, | Feb 14 1990 | Daiichi Denshi Kogyo Kabushiki Kaisha | Timing circuit for single line serial data |
5122690, | Oct 16 1990 | Lockheed Martin Corporation | Interface circuits including driver circuits with switching noise reduction |
5128560, | Mar 22 1991 | Micron Technology, Inc. | Boosted supply output driver circuit for driving an all N-channel output stage |
5128563, | Nov 28 1990 | Micron Technology, Inc. | CMOS bootstrapped output driver method and circuit |
5130565, | Sep 06 1991 | Xerox Corporation | Self calibrating PWM utilizing feedback loop for adjusting duty cycles of output signal |
5134311, | Jun 07 1990 | MILAN JANKOVIC | Self-adjusting impedance matching driver |
5150186, | Mar 06 1991 | Micron Technology, Inc. | CMOS output pull-up driver |
5165046, | Nov 06 1989 | Micron Technology, Inc.; MICRON TECHNOLOGY, INC , A CORP OF DE | High speed CMOS driver circuit |
5168199, | Aug 14 1991 | Lockheed Martin Corp | Horizontal linearity correction circuitry for cathode ray tube display |
5179298, | Jan 17 1990 | Matsushita Electric Industrial Co., Ltd. | CMOS buffer circuit which is not influenced by bounce noise |
5182524, | Mar 10 1992 | The Regents of the University of Calif. | Method and apparatus for stabilizing pulsed microwave amplifiers |
5194765, | Jun 28 1991 | AGERE Systems Inc | Digitally controlled element sizing |
5212601, | May 03 1991 | BANKBOSTON, N A , AS AGENT | Disk drive data synchronizer with window shift synthesis |
5220208, | Apr 29 1991 | Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, A CORPORATION OF DE | Circuitry and method for controlling current in an electronic circuit |
5223755, | Dec 26 1990 | XEROX CORPORATION, A CORP OF NEW YORK | Extended frequency range variable delay locked loop for clock synchronization |
5229929, | Nov 30 1990 | Honda Giken Kogyo Kabushiki Kaisha | Output peak current correction for PWM invertors |
5233314, | Mar 27 1992 | Advanced Micro Devices, INC | Integrated charge-pump phase-locked loop circuit |
5233564, | Jun 08 1990 | Kabushiki Kaisha Toshiba | Multiport memory with test signal generating circuit controlling data transfer from RAM port to SAM port |
5239206, | Mar 06 1990 | AMD TECHNOLOGIES HOLDINGS, INC ; GLOBALFOUNDRIES Inc | Synchronous circuit with clock skew compensating function and circuits utilizing same |
5243703, | Apr 18 1990 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
5254883, | Apr 22 1992 | RAMBUS, INC , A CORP OF CA | Electrical current source circuitry for a bus |
5256989, | May 03 1991 | Motorola, Inc. | Lock detection for a phase lock loop |
5257294, | Nov 13 1990 | Winbond Electronics Corporation | Phase-locked loop circuit and method |
5268639, | Jun 05 1992 | RANBUS INC | Testing timing parameters of high speed integrated circuit devices |
5272729, | Sep 20 1991 | INTERNATIONAL BUSINESS MACHINES CORPORATION A CORP OF NEW YORK | Clock signal latency elimination network |
5274276, | Jun 26 1992 | Micron Technology, Inc.; Micron Technology, Inc | Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method of implementing the circuit |
5276642, | Jul 15 1991 | Round Rock Research, LLC | Method for performing a split read/write operation in a dynamic random access memory |
5278460, | Apr 07 1992 | Micron Technology Inc | Voltage compensating CMOS input buffer |
5281865, | Nov 28 1990 | Hitachi, Ltd. | Flip-flop circuit |
5283631, | Nov 01 1991 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations |
5289580, | May 10 1991 | Unisys Corporation | Programmable multiple I/O interface controller |
5295164, | Dec 23 1991 | Apple Inc | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
5304952, | May 10 1993 | National Semiconductor Corporation | Lock sensor circuit and method for phase lock loop circuits |
5311481, | Dec 17 1992 | Micron Technology, Inc | Wordline driver circuit having a directly gated pull-down device |
5311483, | Nov 20 1990 | OKI SEMICONDUCTOR CO , LTD | Synchronous type semiconductor memory |
5313431, | Feb 13 1992 | Mitsubishi Denki Kabushiki Kaisha | Multiport semiconductor memory device |
5315269, | Jul 31 1991 | NEC Electronics Corporation | Phase-locked loop |
5315388, | Nov 19 1991 | GENERAL INSTRUMENT CORPORATION GIC-4 | Multiple serial access memory for use in feedback systems such as motion compensated television |
5321368, | Feb 27 1992 | Infineon Technologies AG | Synchronized, digital sequential circuit |
5337285, | May 21 1993 | Rambus, Inc | Method and apparatus for power control in devices |
5341405, | Jun 11 1991 | ENTERASYS NETWORKS, INC | Data recovery apparatus and methods |
5347177, | Jan 14 1993 | System for interconnecting VLSI circuits with transmission line characteristics | |
5347179, | Apr 15 1993 | Micron Technology, Inc | Inverting output driver circuit for reducing electron injection into the substrate |
5355391, | Mar 06 1992 | RAMBUS INC A CORP OF CALIFORNIA | High speed bus system |
5361002, | Apr 07 1992 | Micron Technology Inc | Voltage compensating CMOS input buffer |
5367649, | May 20 1988 | STMicroelectronics, Inc | Programmable controller |
5379299, | Apr 16 1992 | The Johns Hopkins University | High speed propagation delay compensation network |
5390308, | Apr 15 1992 | Rambus Inc | Method and apparatus for address mapping of dynamic random access memory |
5400283, | Dec 13 1993 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | RAM row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver |
5402389, | Mar 08 1994 | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | Synchronous memory having parallel output data paths |
5408640, | Feb 21 1990 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produce clock phases corresponding to frequency changes |
5410263, | May 28 1992 | Intel Corporation | Delay line loop for on-chip clock synthesis with zero skew and 50% duty cycle |
5416436, | Sep 22 1992 | France Telecom | Method for time delaying a signal and corresponding delay circuit |
5416909, | Sep 14 1990 | VLSI Technology, Inc. | Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor |
5420544, | Dec 28 1992 | Renesas Electronics Corporation | Semiconductor integrated circuit, method of designing the same and method of manufacturing the same |
5428311, | Jun 30 1993 | SGS-Thomson Microelectronics, Inc.; SGS-Thomson Microelectronics, Inc | Fuse circuitry to control the propagation delay of an IC |
5428317, | Sep 06 1994 | Motorola, Inc | Phase locked loop with low power feedback path and method of operation |
5430408, | Mar 08 1993 | Texas Instruments Incorporated | Transmission gate circuit |
5430676, | Jun 23 1993 | Rambus, Inc. | Dynamic random access memory system |
5432823, | Mar 06 1992 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
5438545, | Dec 21 1993 | LG SEMICON CO , LTD | Data output buffer of semiconductor memory device for preventing noises |
5440260, | Aug 14 1991 | Advantest Corporation | Variable delay circuit |
5440514, | Mar 08 1994 | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | Write control for a memory using a delay locked loop |
5444667, | Apr 20 1993 | Renesas Electronics Corporation | Semiconductor synchronous memory device having input circuit for producing constant main control signal operative to allow timing generator to latch command signals |
5446696, | May 28 1993 | Rambus, Inc. | Method and apparatus for implementing refresh in a synchronous DRAM system |
5448193, | Nov 05 1992 | AT&T IPM Corp | Normalization of apparent propagation delay |
5451898, | Nov 12 1993 | Rambus, Inc | Bias circuit and differential amplifier having stabilized output swing |
5457407, | Jul 06 1994 | Sony Electronics, INC | Binary weighted reference circuit for a variable impedance output buffer |
5465076, | Oct 04 1991 | Nippondenso Co., Ltd. | Programmable delay line programmable delay circuit and digital controlled oscillator |
5473274, | Sep 14 1992 | Summit Technology Systems, LP | Local clock generator |
5473575, | Apr 18 1990 | Rambus, Inc. | Integrated circuit I/O using a high performance bus interface |
5473639, | Jul 26 1993 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Clock recovery apparatus with means for sensing an out of lock condition |
5485490, | May 28 1992 | Rambus, Inc. | Method and circuitry for clock synchronization |
5488321, | Apr 07 1993 | Rambus, Inc. | Static high speed comparator |
5489864, | Feb 24 1995 | Intel Corporation | Delay interpolation circuitry |
5497127, | Dec 14 1994 | Sarnoff Corporation | Wide frequency range CMOS relaxation oscillator with variable hysteresis |
5497355, | Jun 03 1994 | Micron Technology, Inc | Synchronous address latching for memory arrays |
5498990, | Nov 05 1991 | MOSYS, INC | Reduced CMOS-swing clamping circuit for bus lines |
5500808, | Jan 24 1991 | Synopsys, Inc. | Apparatus and method for estimating time delays using unmapped combinational logic networks |
5502672, | Feb 03 1994 | Hyundai Electronics Industries Co., Ltd. | Data output buffer control circuit |
5506814, | May 28 1993 | Micron Technology, Inc.; MICRON SEMICONDUCTOR, INC | Video random access memory device and method implementing independent two WE nibble control |
5508638, | Feb 24 1994 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Low current redundancy fuse assembly |
5513327, | Apr 18 1990 | Rambus, Inc. | Integrated circuit I/O using a high performance bus interface |
5532714, | Jul 22 1992 | GSLE Development Corporation; SPX Corporation | Method and apparatus for combining video images on a pixel basis |
5539345, | Dec 30 1992 | Digital Equipment Corporation | Phase detector apparatus |
5544124, | Mar 13 1995 | Round Rock Research, LLC | Optimization circuitry and control for a synchronous memory device with programmable latency period |
5544203, | Feb 17 1993 | Texas Instruments Incorporated | Fine resolution digital delay line with coarse and fine adjustment stages |
5550783, | Apr 19 1995 | INTEGRATED SILICON SOLUTION, INC | Phase shift correction circuit for monolithic random access memory |
5552727, | Oct 06 1993 | Mitsubishi Denki Kabushiki Kaisha | Digital phase locked loop circuit |
5555429, | Mar 09 1989 | Micron Technology, Inc. | Multiport RAM based multiprocessor |
5557224, | Apr 15 1994 | Freescale Semiconductor, Inc | Apparatus and method for generating a phase-controlled clock signal |
5557781, | Jul 15 1993 | VLSI Technology, Inc | Combination asynchronous cache system and automatic clock tuning device and method therefor |
5563546, | Aug 13 1993 | NEC Electronics Corporation | Selector circuit selecting and outputting voltage applied to one of first and second terminal in response to voltage level applied to first terminal |
5568075, | Apr 08 1994 | International Business Machines Corporation | Timing signal generator |
5568077, | Nov 07 1994 | Mitsubishi Denki Kabushiki Kaisha | Latch circuit |
5572557, | Jun 02 1993 | NEC Corporation | Semiconductor integrated circuit device including PLL circuit |
5572722, | May 28 1992 | Texas Instruments Incorporated | Time skewing arrangement for operating random access memory in synchronism with a data processor |
5574698, | Dec 13 1993 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Ram row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver |
5576645, | Jun 05 1995 | Texas Instruments Incorporated | Sample and hold flip-flop for CMOS logic |
5577079, | Jul 28 1994 | JVC Kenwood Corporation | Phase comparing circuit and PLL circuit |
5577236, | Dec 30 1994 | International Business Machines Corporation | Memory controller for reading data from synchronous RAM |
5578940, | Apr 04 1995 | Rambus, Inc | Modular bus with single or double parallel termination |
5578941, | Aug 23 1995 | Micron Technology, Inc. | Voltage compensating CMOS input buffer circuit |
5579326, | Jan 31 1994 | Micron Technology, Inc | Method and apparatus for programming signal timing |
5581197, | May 31 1995 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Method of programming a desired source resistance for a driver stage |
5589788, | May 12 1994 | Advantest Corporation | Timing adjustment circuit |
5590073, | Nov 30 1993 | Sony Corporation | Random access memory having flash memory |
5594690, | Dec 15 1995 | Unisys Corporation | Integrated circuit memory having high speed and low power by selectively coupling compensation components to a pulse generator |
5614855, | Feb 15 1994 | Rambus, Inc. | Delay-locked loop |
5619473, | Aug 23 1994 | SAMSUNG ELECTRONICS CO , LTD | Semiconductor memory device with dual address memory read amplifiers |
5621340, | Aug 02 1995 | Rambus, Inc | Differential comparator for amplifying small swing signals to a full swing output |
5621690, | Apr 28 1995 | Intel Corporation | Nonvolatile memory blocking architecture and redundancy |
5621739, | May 07 1996 | Intel Corporation | Method and apparatus for buffer self-test and characterization |
5627780, | Aug 26 1994 | SGS-Thomson Microelectronics Limited | Testing a non-volatile memory |
5627791, | Feb 16 1996 | Round Rock Research, LLC | Multiple bank memory with auto refresh to specified bank |
5631872, | Aug 14 1995 | NEC Corporation | Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs |
5636163, | Jul 30 1986 | Renesas Electronics Corporation | Random access memory with a plurality amplifier groups for reading and writing in normal and test modes |
5636173, | Jun 07 1995 | Round Rock Research, LLC | Auto-precharge during bank selection |
5636174, | Jan 11 1996 | Intellectual Ventures II LLC | Fast cycle time-low latency dynamic random access memories and systems and methods using the same |
5638335, | May 22 1995 | PS4 LUXCO S A R L | Semiconductor device |
5646904, | Oct 25 1994 | LAPIS SEMICONDUCTOR CO , LTD | Semicoductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessed |
5652530, | Sep 29 1995 | Intel Corporation | Method and apparatus for reducing clock-data skew by clock shifting |
5657289, | Aug 30 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Expandable data width SAM for a multiport RAM |
5657481, | Apr 18 1990 | Rambus, Inc. | Memory device with a phase locked loop circuitry |
5663921, | Feb 18 1994 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Internal timing method and circuit for programmable memories |
5666322, | Sep 21 1995 | NEC Electronics, Inc. | Phase-locked loop timing controller in an integrated circuit memory |
5668763, | Feb 26 1996 | Fujitsu Semiconductor Limited | Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks |
5668774, | May 22 1995 | Mitsubishi Denki Kabushiki Kaisha | Dynamic semiconductor memory device having fast operation mode and operating with low current consumption |
5673005, | Aug 18 1995 | International Business Machine Corporation; International Business Machines Corporation | Time standard circuit with delay line oscillator |
5675274, | Dec 13 1994 | Kabushiki Kaisha Toshiba | Semiconductor clock signal generation circuit |
5675588, | Sep 20 1993 | Fujitsu Limited | Testing apparatus for transmission system |
5692165, | Sep 12 1995 | Round Rock Research, LLC | Memory controller with low skew control signal |
5694065, | Aug 16 1994 | Texas Instruments Incorporated | Switching control circuitry for low noise CMOS inverter |
5708611, | Nov 22 1994 | DRAM MEMORY TECHNOLOGIES LLC | Synchronous semiconductor memory device |
5712580, | Feb 14 1996 | International Business Machines Corporation | Linear phase detector for half-speed quadrature clocking architecture |
5719508, | Feb 01 1996 | CIENA LUXEMBOURG S A R L ; Ciena Corporation | Loss of lock detector for master timing generator |
5737342, | May 31 1996 | Maxtor Corporation | Method for in-chip testing of digital circuits of a synchronously sampled data detection channel |
5740123, | Aug 29 1996 | SOCIONEXT INC | Semiconductor integrated circuit for changing pulse width according to frequency of external signal |
5751665, | Jul 14 1995 | LAPIS SEMICONDUCTOR CO , LTD | Clock distributing circuit |
5767715, | Sep 29 1995 | Siemens Medical Solutions USA, Inc | Method and apparatus for generating timing pulses accurately skewed relative to clock |
5768177, | May 13 1996 | LONGITUDE SEMICONDUCTOR S A R L | Controlled delay circuit for use in synchronized semiconductor memory |
5774699, | Jul 04 1995 | Kabushiki Kaisha Toshiba | System controller for controlling switching operations of various operation clocks for CPU, DRAM, and the like |
5778214, | Dec 09 1994 | RATEZE REMOTE MGMT L L C | Bit-phase aligning circuit |
5781499, | Nov 10 1995 | LONGITUDE SEMICONDUCTOR S A R L | Semiconductor memory device |
5784422, | Aug 05 1996 | Transcrypt International, Inc. | Apparatus and method for accurate synchronization with inbound data packets at relatively low sampling rates |
5789947, | Sep 21 1995 | Seiko NPC Corporation | Phase comparator |
5790612, | Feb 29 1996 | Hewlett Packard Enterprise Development LP | System and method to reduce jitter in digital delay-locked loops |
5794020, | Jun 16 1995 | Hitachi, Ltd. | Data transfer apparatus fetching reception data at maximum margin of timing |
5805931, | Feb 09 1996 | Micron Technology, Inc. | Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access memories capable of being configured for a variety of protocols |
5812619, | Feb 28 1996 | SAMSUNG ELECTRONICS CO , LTD | Digital phase lock loop and system for digital clock recovery |
5822314, | May 31 1995 | Google Technology Holdings LLC | Communications system and method of operation |
5831929, | Apr 04 1997 | Round Rock Research, LLC | Memory device with staggered data paths |
5841707, | Nov 25 1996 | Texas Instruments Incorporated | Apparatus and method for a programmable interval timing generator in a semiconductor memory |
5852378, | Feb 11 1997 | Round Rock Research, LLC | Low-skew differential signal converter |
5872959, | Sep 10 1996 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Method and apparatus for parallel high speed data transfer |
5889829, | Jan 07 1997 | Microchip Technology Incorporated | Phase locked loop with improved lock time and stability |
5898242, | Apr 04 1990 | Unisys Corporation | Self-calibrating clock circuit employing a continuously variable delay module in a feedback loop |
5898674, | Nov 14 1995 | HYBRID SEQUENCE IP, INC | System and method for performing non-disruptive diagnostics through a frame relay circuit |
5917760, | Dec 31 1996 | ADVANCED MEMORY INTERNATIONAL, INC | De-skewing data signals in a memory system |
5920518, | Feb 11 1997 | Round Rock Research, LLC | Synchronous clock generator including delay-locked loop |
5926047, | Aug 29 1997 | Round Rock Research, LLC | Synchronous clock generator including a delay-locked loop signal loss detector |
5926436, | Oct 15 1990 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
5940608, | Feb 11 1997 | Round Rock Research, LLC | Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal |
5940609, | Aug 29 1997 | Round Rock Research, LLC | Synchronous clock generator including a false lock detector |
5946244, | Mar 05 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Delay-locked loop with binary-coupled capacitor |
5953284, | Jul 09 1997 | Round Rock Research, LLC | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
5964884, | Sep 30 1996 | Advanced Micro Devices, Inc. | Self-timed pulse control circuit |
5990719, | Oct 07 1997 | Intel Corporation | Adaptive filtering scheme for sampling phase relations of clock networks |
6005823, | Jun 20 1997 | Round Rock Research, LLC | Memory device with pipelined column address path |
6011732, | Aug 20 1997 | Round Rock Research, LLC | Synchronous clock generator including a compound delay-locked loop |
6014042, | Feb 19 1998 | Rambus Incorporated | Phase detector using switched capacitors |
6016282, | May 28 1998 | Round Rock Research, LLC | Clock vernier adjustment |
6023489, | May 24 1995 | LEICA GEOSYSTEMS, INC | Method and apparatus for code synchronization in a global positioning system receiver |
6026050, | Jul 09 1997 | Round Rock Research, LLC | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
6026134, | Jun 19 1997 | HANGER SOLUTIONS, LLC | Phase locked loop (PLL) with linear parallel sampling phase detector |
6029250, | Sep 09 1998 | Round Rock Research, LLC | Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same |
6038219, | Dec 31 1996 | Paradyne Corporation | User-configurable frame relay network |
6067592, | Apr 18 1990 | Rambus Inc. | System having a synchronous memory device |
6087857, | Apr 26 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Clock signal phase comparator |
6101152, | Apr 18 1990 | Rambus Inc. | Method of operating a synchronous memory device |
6101197, | Sep 18 1997 | Round Rock Research, LLC | Method and apparatus for adjusting the timing of signals over fine and coarse ranges |
6105157, | Jan 30 1998 | Credence Systems Corporation | Salphasic timing calibration system for an integrated circuit tester |
6147905, | Jul 30 1998 | SOCIONEXT INC | Non-volatile semiconductor memory device |
6147916, | Nov 04 1998 | SOCIONEXT INC | Semiconductor memory device with precharge voltage correction circuit |
6160423, | Apr 07 1998 | JAZIO, INC | High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines |
6253360, | Aug 06 1997 | Advantest Corporation | Timing generator |
6262921, | Jul 15 1999 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Delay-locked loop with binary-coupled capacitor |
6269451, | Feb 27 1998 | Round Rock Research, LLC | Method and apparatus for adjusting data timing by delaying clock signal |
6285726, | May 18 1998 | National Semiconductor Corporation | 10/100 mb clock recovery architecture for switches, repeaters and multi-physical layer ports |
6295328, | Feb 20 1997 | MAGNACHIP SEMICONDUCTOR LTD | Frequency multiplier using delayed lock loop (DLL) |
6298450, | Dec 31 1997 | Intel Corporation | Detecting states of signals |
6327196, | Feb 27 1998 | Round Rock Research, LLC | Synchronous memory device having an adjustable data clocking circuit |
6327318, | Jun 30 1998 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Process, voltage, temperature independent switched delay compensation scheme |
6338127, | Aug 28 1998 | Round Rock Research, LLC | Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same |
6377646, | Jul 21 1997 | CHINA CITIC BANK CORPORATION LIMITED, GUANGZHOU BRANCH, AS COLLATERAL AGENT | Spread spectrum at phase lock loop (PLL) feedback path |
6378079, | Feb 27 1998 | Round Rock Research, LLC | Computer system having memory device with adjustable data clocking |
6499111, | Feb 27 1998 | Round Rock Research, LLC | Apparatus for adjusting delay of a clock signal relative to a data signal |
EP171720, | |||
EP295515, | |||
EP406786, | |||
EP450871, | |||
EP476585, | |||
EP655741, | |||
EP655834, | |||
EP680049, | |||
EP703663, | |||
EP704848, | |||
EP704975, | |||
EP767538, | |||
JP2112317, | |||
JP4135311, | |||
JP5136664, | |||
JP5282868, | |||
JP61237512, | |||
JP7319577, | |||
WO9429871, | |||
WO9522200, | |||
WO9522206, | |||
WO9610866, | |||
WO9714289, | |||
WO9742557, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 08 2001 | HARRISON, RONNIE M | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011971 | /0689 | |
Jun 19 2001 | JOHNSON, BRIAN | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011971 | /0689 | |
Jun 28 2001 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Dec 23 2009 | Micron Technology, Inc | Round Rock Research, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023786 | /0416 |
Date | Maintenance Fee Events |
May 17 2004 | ASPN: Payor Number Assigned. |
Mar 07 2008 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 07 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 13 2016 | REM: Maintenance Fee Reminder Mailed. |
Oct 05 2016 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 05 2007 | 4 years fee payment window open |
Apr 05 2008 | 6 months grace period start (w surcharge) |
Oct 05 2008 | patent expiry (for year 4) |
Oct 05 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 05 2011 | 8 years fee payment window open |
Apr 05 2012 | 6 months grace period start (w surcharge) |
Oct 05 2012 | patent expiry (for year 8) |
Oct 05 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 05 2015 | 12 years fee payment window open |
Apr 05 2016 | 6 months grace period start (w surcharge) |
Oct 05 2016 | patent expiry (for year 12) |
Oct 05 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |