A very thin, small outline, thermally enhanced semiconductor package includes a leadframe that is coined to form locking features on an exposed die pad and on a plurality of extremely narrow, closely spaced leads. The coined features improve the mechanical locking between the leadframe and the plastic body of the package to increase their resistance to delamination and subsequent penetration by moisture, and enable reliable wire bonds to be made to the otherwise extremely narrow leads.

Patent
   6965157
Priority
Nov 09 1999
Filed
Dec 16 2003
Issued
Nov 15 2005
Expiry
Feb 23 2020
Extension
106 days
Assg.orig
Entity
Large
21
362
all paid
10. A lead frame for a semiconductor package, comprising:
a plurality of elongate metal leads arrayed around a central region, each lead having a generally planar upper surface, an outer end portion extending away from the central region, an inner end portion extending toward the central region, and a middle portion extending between the outer and inner end portions, the middle portion being of a lead width and having a lower surface which defines a land;
a spatulate bonding pad formed into the inner end portion of each of the leads, the spatulate bonding pad of each of the leads having a pad width which exceeds the lead width, the bonding pad being partially defined by the upper surface of the lead and including a lower bonding pad surface positioned between the upper surface of the lead and the lower surface of the lead which defines the land; and
a disposable frame connected to the leads.
13. A semiconductor package of a type that includes a metal lead frame having a plurality of elongate leads radiating out from a central die pad, each lead having a generally planar upper surface and a lower surface which defines a land, a semiconductor die mounted on the die pad, a plurality of wire bonds connecting the die to the leads, and a protective plastic body molded over the leads, the die pad, the die, and the wire bonds, the improvement in combination therewith comprising:
a spatulate bonding pad formed into an inner end portion of each lead and adjacent to the die pad, the bonding pad having a bonding pad width, the bonding pad being partially defined by the upper surface of the lead and including a lower bonding pad surface positioned between the upper surface of the lead and the lower surface of the lead which defines the land; and
the bonding pad width exceeding a lead width of a middle portion of each lead extending between the inner and outer end portions thereof, with the leads, the die pad and the bonding pads having coplanar upper surfaces.
1. A semiconductor package, comprising:
a metal lead frame, including a plurality of elongate leads arrayed around a central region thereof, each lead having a generally planar upper surface, an outer end portion extending away from the central region and defining an outer end, an inner end portion extending toward the central region, and a middle portion extending between the outer and inner end portions, the middle portion being of a lead width and having a lower surface which defines a land;
a spatulate bonding pad formed in the inner end portion of each lead and having a bonding pad width which exceeds the lead width, the bonding pad being partially defined by the upper surface of the lead and including a lower bonding pad surface positioned between the upper surface of the lead and the lower surface of the lead which defines the land; and
a die pad attached to the lead frame in the central region thereof and adjacent to the inner end portions of the leads, the die pad having an upper surface and a lower surface; and
a body of an insulative plastic molded over the die, the die pad, and the leads such that the plastic body surrounds the bonding pads and interlocks with them, and such that the lands are exposed in and substantially flush with a lower surface of the body and the outer ends of the leads are exposed in and substantially flush with a side surface of the body.
2. The semiconductor package of claim 1, wherein the die pad is attached to the frame by at least one tie-bar.
3. The semiconductor package of claim 1, wherein the die pad is attached to at least one of the leads by at least one tie-bar.
4. The semiconductor package of claim 3, wherein each of the bonding pads has a generally circular configuration.
5. The semiconductor package of claim 1, wherein the lands are rectangular.
6. The semiconductor package of claim 1, further comprising:
a semiconductor die attached to the upper surface of the die pad; and
a plurality of conductive wires bonded at opposite ends to pads on a top surface of the die and selected ones of the bonding pads on the leads.
7. The semiconductor package of claim 1, wherein the lower surface of the die pad has a central portion and a recessed shoulder extending around the central portion, and the plastic body surrounds the recessed shoulder such that the central portion of the lower surface of the die pad is exposed in the lower surface of the body.
8. The semiconductor package of claim 1, wherein the leadframe comprises an alloy of copper, aluminum, or iron and nickel.
9. The semiconductor package of claim 1, wherein the insulative plastic of the body comprises an epoxy resin.
11. The lead frame of claim 10, further comprising a die pad disposed in the central region and adjacent the inner end portions of the leads, the die pad having a recessed shoulder extending around a periphery of a lower surface thereof.
12. The semiconductor package of claim 10, wherein the lands are rectangular.
14. The semiconductor package of claim 13, wherein the wire bonds are connected to the bonding pads.
15. The semiconductor package of claim 13, wherein the middle portion of each lead has a lower surface defining a land which is exposed through a lower surface of the plastic body.
16. The semiconductor package of claim 15, wherein the lands are rectangular.
17. The semiconductor package of claim 13, further comprising a recessed shoulder formed into a periphery of a lower surface of the die pad such that a central portion of the lower surface inside of the shoulder is exposed through a lower surface of the plastic body.

The present application is a continuation of U.S. application Ser. No. 09/436,158 entitled SEMICONDUCTOR PACKAGE WITH EXPOSED DIE PAD AND BODY-LOCKING LEADFRAME, filed Nov. 9, 1999 U.S. Pat. No. 6,847,103.

1. Field of the Invention

This invention relates to packaging of semiconductors in general, and in particular, to a very thin, small outline, thermally enhanced semiconductor package having a coined leadframe that provides a die pad with an exposed surface and features that lock the leadframe more securely to the plastic body of the package.

2. Description of the Related Art

Integrated circuits (“ICs”) are formed on a single die, or “chip,” cut from a semiconductor wafer containing a large number of identical dies. The dies are relatively small and fragile, are susceptible to harmful environmental elements, particularly moisture, and generate a relatively large amount of heat in a relatively small volume during operation. Accordingly, ICs must be packaged in affordable, yet robust packages that protect them from the environment, enable them to be reliably mounted to and interconnected with, for example, a printed circuit board (“PCB”) populated with associated electronic components, and to effectively dissipate the heat they generate during operation.

Leadframe types of semiconductor packages are well known and widely used in the electronics industry to house, mount, and interconnect a variety of ICs. A conventional leadframe is typically die-stamped from a sheet of flat-stock metal, and includes a plurality of metal leads temporarily held together in a planar arrangement about a central region during package manufacture by a rectangular frame comprising a plurality of expendable “dam-bars.” A mounting pad for a semiconductor die is supported in the central region by “tie-bars” that attach to the frame. The leads extend from a first end integral with the frame to an opposite second end adjacent to, but spaced apart from, the die pad.

During package manufacture, an IC die is attached to the die pad. Wire-bonding pads on the die are then connected to selected ones of the inner ends of the leads by fine, conductive bonding wires to convey power, ground, and signals between the die and the leads.

A protective body of an epoxy resin is molded over the assembly to enclose and seal the die, the inner ends of the leads, and the wire bonds against harmful environmental elements. The rectangular frame and the outer ends of the leads are left exposed outside of the body, and after molding, the frame is cut away from the leads and discarded, and the outer ends of the leads are appropriately formed for interconnection of the package with other, associated componentry.

In a variant of the above configuration, viz., a “land grid array” (“LGA”), or a “leadless chip carrier” (“LCC”) package, the outer portions of the leads are removed entirely from the package, and a terminal, or “land,” is provided on the lower surface of the leads and exposed through the lower surface of the body for mounting and inter-connection of the package to a PCB. In yet another variation, the die pad is “down-set” relative to the plane of the leads such that its lower surface is exposed through the lower surface of the body for enhanced dissipation of heat from the die.

While the foregoing prior art package configurations provide a reasonable compromise between packaging cost and performance, they also include some recognized problem areas where there is a long-felt need for improvement. One of these relates to the problem of making reliable wire bonds to leads that have been made extremely narrow to accommodate an extremely fine lead pitch. In particular, as package sizes decrease, lead densities remain the same or even increase. In response, leads are made much narrower so that they can be placed closer together. At some limiting width and pitch of the leads, the leads become so narrow and close together that it is difficult to make wire bonds to them reliably. It is therefore desirable to provide a leadframe design that can accommodate very narrow, closely pitched leads, yet one in which reliable wire bonds can be made to the leads.

Another problem relates to delamination of the leadframe components from the plastic package body, and the attendant problem of penetration of the package by moisture. In particular, the various parts of a semiconductor package experience greatly different amounts of thermal expansion and contraction with temperature changes due to the relatively large differences in the coefficients of thermal expansion of their respective materials, e.g., metal, epoxy resin, and silicon.

As a result, the leadframe components can become delaminated from the package body with temperature cycling of the package during manufacture or operation. Where delamination occurs at a boundary of the package body, a microscopic crack is created for the penetration of the package by moisture. This penetration can wreak a two-fold assault on the package: First, the moisture can corrode any metallizations present in its path, resulting in subsequent current leakage through the corrosive path; second, the moisture can expand and contract with temperature cycling of the package, resulting in further propagation of the cracks into the package, and hence, further penetration of the package by moisture. It is therefore desirable to provide a leadframe design that more securely locks the leadframe components to the plastic body of the package, thereby effectively reducing both the amount of delamination of the leadframe from the body and the resulting penetration of the body by moisture.

The present invention includes a very thin, small outline, thermally enhanced semiconductor package having a leadframe that provides locking features on a plurality of extremely narrow, closely spaced leads and on an exposed die pad to improve mechanical locking between the leadframe and the plastic body of the package. The improved locking reduces the incidence of delamination between the leadframe and the package body and increases the resistance of the package to penetration by moisture.

The novel leadframe is made by patterning a metal plate to form: a rectangular frame around a periphery of the plate; a plurality of leads, each having an outer end integral with the frame and an inner end extending toward a central region of the frame; and a die pad disposed in the central region of the frame and adjacent to the inner ends of the leads. The die pad is attached to the frame or to two or more of the leads by two or more tie-bars.

A locking pad is coined into an outer end portion of each lead adjacent to the frame, a wire bonding pad is coined into an inner end portion of each lead adjacent to the die pad, and a recessed shoulder is coined into the lower surface of the die pad around a central portion thereof. The bonding pads increase the area of the leads adjacent to the die pad to enable reliable wire bonds to be made to the leads. The locking pads, bonding pads and recessed shoulder provide locking steps in the leadframe and increase the area of adhesion between the leadframe an over-molded plastic body to lock the two together more securely and increase their resistance to delamination and the subsequent penetration of the package by moisture. A mounting and interconnection land is defined on the lower surface of each lead between the locking pad on its outer end and the bonding pad on its inner end.

A semiconductor package is formed on the leadframe by attaching a semiconductor die to the upper surface of the die pad, wire-bonding the die to selected ones of the bonding pads, and molding a body of an insulative plastic over the die, the die pad, and the leads such that the locking pads, the bonding pads and the recessed shoulder on the lower surface of the die pad are covered by and interlock with the plastic body. The rectangular frame is exposed at a lateral periphery of the body for its subsequent removal, and the lands and the central portion of the lower surface of the die pad are exposed through a lower surface of the body for their subsequent attachment to a PCB.

A better understanding of the present invention may be had from a consideration of the detailed description below, particularly if such consideration is made in conjunction with the drawings.

FIG. 1 is a plan view of a ductile metal plate from which the leadframe of the present invention is etched;

FIG. 2 is a plan view of the leadframe of the present invention resulting from the etching of the plate shown in FIG. 1;

FIGS. 3 and 4 are top and bottom plan views, respectively, of the leadframe of the present invention after coining of the leadframe shown in FIG. 2;

FIG. 5 is a top plan view of the leadframe seen in FIG. 3 showing the attachment of a semiconductor die thereto;

FIG. 6 is a cross-sectional, elevation view of the leadframe of the present invention disposed between the inner faces of two coining dies;

FIG. 7 is a cross-sectional, elevation view of one embodiment of a semiconductor package in accordance with the present invention, shown mounted to a PCB;

FIG. 8 is a side elevation view of the semiconductor package shown in FIG. 7; and,

FIG. 9 is a bottom plan view of the semiconductor package shown in FIGS. 7 and 8.

FIGS. 1–5 show in plan view the sequential fabrication and partial assembly of one embodiment of the novel leadframe 10 of the present invention. Fabrication of the leadframe begins with the provision of a thin, polygonal plate 12 of a ductile metal (FIG. 1), which is then patterned to form the nascent leadframe 10 (FIG. 2).

In the exemplary square embodiment illustrated in FIG. 1, the plate 12 is about 0.254 millimeters (“mm”) thick, about 4 mm on a side, and made of a copper alloy. Other metals suitable for use in the leadframe 10 include aluminum and iron-nickel (Kovar) alloys.

FIG. 2 is a top plan view of the leadframe 10 patterned from the plate 12 shown in FIG. 1. The leadframe 10 comprises a rectangular frame 14 defined around a periphery of the plate 12; a plurality of leads 16, each having an outer end portion 18 integral with the frame 14 and an inner end portion 20 extending toward a central region of the frame, the center of which is marked by a cross; and, a die pad 22 disposed in the central region of the frame and adjacent to the inner ends of the leads. In the embodiment illustrated, the die pad 22 is attached directly to the frame 14 by two or more tie-bars 24, or indirectly through two or more of the leads 16, as shown in FIG. 2.

In the exemplary embodiment illustrated in FIG. 2, the leads 16 are about 0.178 mm wide, about 0.254 mm long, and spaced at a pitch of about 0.500 mm. The die pad 22 is about 2.120 mm on a side. The leadframe 10 can be patterned from the plate 12 by, e.g., die-stamping, etching, using photolithography techniques, electrical discharge machining (“EDM”), or by laser-beam cutting.

Those of skill in the art will recognize the difficulty of making reliable wire bonds to the very narrow, closely pitched leads 16. To overcome this problem, and to provide features on the leadframe 10 for more effectively locking the leadframe to a plastic package body 66 (shown as broken outline in FIGS. 2–5) molded over it, the leadframe is subjected to a coining process, which is illustrated in an enlarged cross-sectional view in FIG. 6.

As shown in FIG. 6, after patterning, the planar leadframe 10 is placed between the opposing faces of an upper coining die 26 and a lower coining die 28. The upper face 30 of the lower die 28 includes three raised surfaces 32, 34, 36 that, in a plan view (not illustrated) comprise three concentric rectangles. The opposing lower face 38 of the upper die 26 is substantially flat.

Since the metal of the leadframe 10 is substantially incompressible, the effect of the local coining forces exerted by the dies on a given volume of the metal is to displace the metal laterally wherever such flow is unrestricted, i.e., its thickness is decreased, its length and/or width is increased, while its volume remains the same.

Thus, when the two dies 26, 28 are brought together forcefully in the direction of the arrows shown, the raised surface 32 coins a locking pad 40 into the outer end portion 18 of each lead 16 adjacent to the frame 14; the raised surface 34 coins a bonding pad 42 into the inner end portion 20 of each lead 16 adjacent to the die pad 22; and, the raised surface 36 coins a recess shoulder 44 into the lower surface of the die pad 22 around a central portion 46 thereof. A mounting and interconnection land 48 is also defined on the lower surface of each lead 16 between the locking pad 40 on its outer end 18 and the bonding pad 42 on its inner end 20.

FIGS. 3 and 4 are top and bottom plan views, respectively, of the leadframe 10 after coining, and show the spatulate locking pads 40 and bonding pads 42 on the opposite ends of the respective leads 16, and the recessed shoulder 44 on the die pad 22, resulting from the coining process. An enlarged cross-sectional view of the coined leadframe 10 is shown in FIG. 7.

It will be noted that the upper surface of the leadframe 10 remains substantially planar after coining, whereas, the lower surface of the leadframe comprises a plurality of stepped, or recessed, plateaus where coining has taken place, as shown by the cross-hatched areas in FIG. 4. In the particular embodiment illustrated in the figures, the lower surfaces 50 of the locking pads 40 are coined to a depth of about 0.076 mm, the lower surfaces 52 of the bonding pads 42 are coined to a depth of about 0.127 mm, and the lower surface 54 of the recessed shoulder 44 is coined to a depth of about 0.051 mm.

The plurality of steps created in the leads 16 and the die pad 22 by these recessed surfaces, combined with the increased adhesion area of the surfaces defining them, act as “keys” to more effectively lock the leadframe 10 into a surrounding body of plastic and thereby resist delamination between the two. This increased adhesion also increases the resistance of the package to the propagation of cracks from an exterior boundary of the package, and hence, a subsequent penetration of the package by moisture. Additionally, the bonding pads 42 effectively enlarge the inner end portions 20 of the leads 16 immediately adjacent to the die pad 22 so that reliable wire bonds can easily be made to the otherwise extremely narrow leads.

FIG. 5 illustrates the attachment of a semiconductor die 56 to the upper surface of the die pad 22. The die 56 may be attached with a layer of an adhesive 58 (see FIG. 7), a layer of a double-backed adhesive tape, or by soldering it to the die pad. The die 56 is electrically connected to the leads 16 by a plurality of conductive wires 60 bonded at opposite ends to contact pads 62 on a top surface of the die and selected ones of the bonding pads 42 on the leads, respectively (see FIG. 5). The wire bonding can be effected using either ultrasonic or thermo-compression bonding techniques. It may be noted that the bonding pads 42 on the leads 16 connected to the tie-bars 24 make ample provision for the “down-bonding” of grounding wires 64 from the die 56 to the die pad 22.

After the die 56 has been attached to the die pad 22 and wire bonded to the leads 16, the leadframe 10 is placed in the cavity of a clam-shell mold (not illustrated), and a molten, insulative plastic, e.g., an epoxy resin, is injected into the cavity to form a protective body 66 over the die, the die pad, and the leads to seal and protect them from the environment. The plastic body 66 of the resulting semiconductor package 68 completely envelopes the leadframe 10 such that it surrounds the locking pads 40, the bonding pads 42, and the recessed shoulder 44 on the lower surface of the die pad and interlocks with them to resist delamination between the body and the leadframe. The rectangular frame 14 (shown dotted in FIG. 7) of the leadframe 10 is exposed outside of the lateral periphery of the body 66, and is subsequently cut away from the body and discarded in a finishing operation to leave the outer ends 70 of the locking pads 40 exposed through the side surfaces 72 of the package 68 (see FIG. 8). The central portion 46 of the lower surface of the die pad 22 and the rectangular lands 48 on the lower surfaces of the leads 16 are exposed through the lower surface 74 of the body 66 (see FIG. 9) for their subsequent attachment to a PCB 76, as illustrated in the cross-sectional view of FIG. 7. The mounting and interconnection lands 48 and the exposed central portion 46 of the die pad 22 can be attached and electrically connected to the PCB by a solder joint, or, in a low-temperature attachment, by a layer 78 of a filled, electrically and thermally conductive adhesive.

The thin, small outline, LGA semiconductor package 68 incorporating the coined leadframe 10 of the invention and shown in FIGS. 7–9 is about 4 mm on a side, and about 1 mm thick.

Those skilled in the packaging art will understand that many variations of the particular embodiments of the novel leadframe and package illustrated and described herein are possible, depending on the particular problem at hand. For example, although a square package 68 is illustrated in the figures, a rectangular or polygonal package is easily confected in accordance with teachings herein. Similarly, fewer or greater numbers of leads 16 can be incorporated into the package, on either two, or all sides thereof. Further, the leads 16 can be extended outside of the body 66 of the package 68 and the lands 48 over-molded with plastic to yield a package with peripheral leads, such as those found in a conventional “quad-flat” package.

Accordingly, the particular embodiments illustrated and described herein should be understood as exemplary in nature only, and not as limitations on the scope of the invention, which is defined instead by that of the claims appended hereafter.

Perez, Erasmo, Roman, David T.

Patent Priority Assignee Title
10032726, Nov 01 2013 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Embedded vibration management system
10541225, Sep 04 2013 Texas Instruments Incorporated Methods of assembling a flip chip on a locking dual leadframe
11056462, Sep 04 2013 Texas Instruments Incorporated Locking dual leadframe for flip chip on leadframe packages
7498665, May 05 2005 STATS CHIPPAC PTE LTE Integrated circuit leadless package system
7510889, Oct 24 2006 Chipmos Technologies Inc. Light emitting chip package and manufacturing method thereof
7834431, Apr 08 2008 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Leadframe for packaged electronic device with enhanced mold locking capability
7928540, Nov 10 2006 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Integrated circuit package system
7948091, Dec 22 2006 Fujitsu Component Limited; Fujitsu Limited Mounting structure for semiconductor element
8003443, Mar 10 2006 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Non-leaded integrated circuit package system with multiple ground sites
8062934, Jun 22 2006 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Integrated circuit package system with ground bonds
8399968, Nov 18 2005 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Non-leaded integrated circuit package system
8415778, Mar 10 2006 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Non-leaded integrated circuit package system with multiple ground sites
8536688, May 25 2004 STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD Integrated circuit leadframe and fabrication method therefor
8836092, Oct 29 2012 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Semiconductor device with thermal dissipation lead frame
8994157, May 27 2011 Scientific Components Corporation Circuit system in a package
9087847, Aug 14 2012 Bridge Semiconductor Corporation Thermally enhanced interconnect substrate with embedded semiconductor device and built-in stopper and method of making the same
9136215, Nov 07 2008 Advanpack Solutions Pte Ltd Manufacturing method for semiconductor package
9293395, Mar 19 2014 NXP USA, INC Lead frame with mold lock structure
9589873, Mar 20 2014 MICROSS COMPONENTS LIMITED Leadless chip carrier
9824959, Mar 23 2016 Texas Instruments Incorporated Structure and method for stabilizing leads in wire-bonded semiconductor devices
9892860, Nov 24 2014 KYOCERA AVX Components Corporation Capacitor with coined lead frame
Patent Priority Assignee Title
2596993,
3435815,
3734660,
3838984,
4054238, Mar 23 1976 AT & T TECHNOLOGIES, INC , Method, apparatus and lead frame for assembling leads with terminals on a substrate
4189342, Oct 07 1971 U.S. Philips Corporation Semiconductor device comprising projecting contact layers
4258381, Dec 07 1977 Steag, Kernergie GmbH Lead frame for a semiconductor device suitable for mass production
4289922, Sep 04 1979 Plessey Incorporated Integrated circuit package and lead frame
4301464, Aug 02 1978 Hitachi, Ltd. Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the semiconductor supporting member
4332537, Jul 17 1978 YAUN, ONG SAY Encapsulation mold with removable cavity plates
4417266, Aug 14 1981 AMP Incorporated Power and ground plane structure for chip carrier
4451224, Mar 25 1982 General Electric Company Mold device for making plastic articles from resin
4530152, Apr 01 1982 Compagnie Industrielle des Telecommunications Cit-Alcatel Method for encapsulating semiconductor components using temporary substrates
4541003, Dec 27 1978 Hitachi, Ltd. Semiconductor device including an alpha-particle shield
4646710, Oct 27 1980 GT Crystal Systems, LLC Multi-wafer slicing with a fixed abrasive
4707724, Jun 04 1984 Hitachi, Ltd. Semiconductor device and method of manufacturing thereof
4727633, Aug 08 1985 TechSearch, LLC Method of securing metallic members together
4737839, Mar 19 1984 INTEL CORPORATION, A DE CORP ; ELXSI CORPORATION, A DE CORP Semiconductor chip mounting system
4756080, Jan 27 1986 AMI Semiconductor, Inc Metal foil semiconductor interconnection method
4812896, Nov 13 1986 Advanced Technology Interconnect Incorporated Metal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant
4862245, Apr 18 1985 International Business Machines Corporation Package semiconductor chip
4862246, Sep 26 1984 Hitachi, Ltd. Semiconductor device lead frame with etched through holes
4907067, May 11 1988 Texas Instruments Incorporated Thermally efficient power device package
4916519, May 30 1989 International Business Machines Corporation Semiconductor package
4920074, Feb 25 1987 Hitachi, LTD Surface mount plastic package semiconductor integrated circuit, manufacturing method thereof, as well as mounting method and mounted structure thereof
4935803, Sep 09 1988 Semiconductor Components Industries, LLC Self-centering electrode for power devices
4942454, Aug 05 1987 Mitsubishi Denki Kabushiki Kaisha Resin sealed semiconductor device
4987475, Feb 29 1988 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Alignment of leads for ceramic integrated circuit packages
5018003, Oct 20 1988 Mitsubishi Denki Kabushiki Kaisha Lead frame and semiconductor device
5029386, Sep 17 1990 Hewlett-Packard Company Hierarchical tape automated bonding method
5041902, Dec 14 1989 Motorola, Inc. Molded electronic package with compression structures
5057900, Oct 17 1988 Semiconductor Energy Laboratory Co., Ltd. Electronic device and a manufacturing method for the same
5059379, Jul 20 1987 Mitsubishi Denki Kabushiki Kaisha Method of resin sealing semiconductor devices
5065223, May 31 1989 Fujitsu Semiconductor Limited Packaged semiconductor device
5070039, Apr 13 1989 Texas Instruments Incorporated Method of making an integrated circuit using a pre-served dam bar to reduce mold flash and to facilitate flash removal
5087961, Jan 28 1987 LSI Logic Corporation Semiconductor device package
5091341, May 22 1989 Kabushiki Kaisha Toshiba Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member
5096852, Jun 02 1988 Burr-Brown Corporation Method of making plastic encapsulated multichip hybrid integrated circuits
5118298, Apr 04 1991 Advanced Interconnections Corporation Through hole mounting of integrated circuit adapter leads
5151039, Apr 06 1990 Hewlett-Packard Company Integrated circuit adapter having gullwing-shaped leads
5157475, Jul 08 1988 OKI SEMICONDUCTOR CO , LTD Semiconductor device having a particular conductive lead structure
5157480, Feb 06 1991 Motorola, Inc. Semiconductor device having dual electrical contact sites
5168368, May 09 1991 International Business Machines Corporation Lead frame-chip package with improved configuration
5172213, May 23 1991 AT&T Bell Laboratories Molded circuit package having heat dissipating post
5172214, Feb 06 1991 Freescale Semiconductor, Inc Leadless semiconductor device and method for making the same
5175060, Jul 01 1989 Ibiden Co., Ltd. Leadframe semiconductor-mounting substrate having a roughened adhesive conductor circuit substrate and method of producing the same
5200362, Sep 06 1989 Freescale Semiconductor, Inc Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
5200809, Sep 27 1991 SEONG CAPITAL LTD LIMITED LIABILITY COMPANY Exposed die-attach heatsink package
5214845, May 11 1992 Micron Technology, Inc.; MICRON TECHNOLOGY, INC , A DE CORP Method for producing high speed integrated circuits
5216278, Dec 04 1990 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor device having a pad array carrier package
5218231, Aug 30 1989 Kabushiki Kaisha Toshiba Mold-type semiconductor device
5221642, Aug 15 1991 STAKTEK GROUP L P Lead-on-chip integrated circuit fabrication method
5250841, Apr 06 1992 Motorola, Inc. Semiconductor device with test-only leads
5252853, Sep 19 1991 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor device having tab tape and particular power distribution lead structure
5258094, Sep 18 1991 NEC Toppan Circuit Solutions, INC Method for producing multilayer printed wiring boards
5266834, Mar 13 1989 Hitachi Ltd.; Hitachi VSLI Engineering Corp. Semiconductor device and an electronic device with the semiconductor devices mounted thereon
5273938, Sep 06 1989 Freescale Semiconductor, Inc Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer film
5277972, Sep 29 1988 Tomoegawa Paper Co., Ltd. Adhesive tapes
5278446, Jul 06 1992 Motorola, Inc. Reduced stress plastic package
5279029, Aug 01 1990 STAKTEK GROUP L P Ultra high density integrated circuit packages method
5281849, May 07 1991 CHANG, ALEXANDER H C Semiconductor package with segmented lead frame
5294897, Jul 20 1992 Mitsubishi Denki Kabushiki Kaisha Microwave IC package
5327008, Mar 22 1993 Freescale Semiconductor, Inc Semiconductor device having universal low-stress die support and method for making the same
5332864, Dec 27 1991 VLSI Technology, Inc.; VLSI TECHNOLOGY, INC A CORP OF DELAWARE Integrated circuit package having an interposer
5335771, Apr 25 1990 R. H. Murphy Company, Inc. Spacer trays for stacking storage trays with integrated circuits
5336931, Sep 03 1993 Motorola, Inc. Anchoring method for flow formed integrated circuit covers
5343076, Jul 21 1990 MTEX MATSUMURA CORPORATION Semiconductor device with an airtight space formed internally within a hollow package
5358905, Apr 02 1993 Texas Instruments Incorporated Semiconductor device having die pad locking to substantially reduce package cracking
5365106, Oct 27 1992 Kabushiki Kaisha Toshiba Resin mold semiconductor device
5381042, Mar 31 1992 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Packaged integrated circuit including heat slug having an exposed surface
5391439, Sep 27 1990 Dai Nippon Printing Co., Ltd.; Yamaha Corp. Leadframe adapted to support semiconductor elements
5406124, Dec 04 1992 Mitsui Chemicals, Inc Insulating adhesive tape, and lead frame and semiconductor device employing the tape
5410180, Jul 28 1992 Shinko Electric Industries Co., Ltd.; Intel Corporation Metal plane support for multi-layer lead frames and a process for manufacturing such frames
5414299, Sep 24 1993 Taiwan Semiconductor Manufacturing Company, Ltd Semi-conductor device interconnect package assembly for improved package performance
5424576, Mar 22 1993 Freescale Semiconductor, Inc Semiconductor device having x-shaped die support member and method for making the same
5428248, Aug 21 1992 Goldstar Electron Co., Ltd. Resin molded semiconductor package
5435057, Oct 30 1990 International Business Machines Corporation Interconnection method and structure for organic circuit boards
5444301, Jun 23 1993 Goldstar Electron Co. Ltd. Semiconductor package and method for manufacturing the same
5452511, Nov 04 1993 Composite lead frame manufacturing method
5454905, Aug 09 1994 National Semiconductor Corporation Method for manufacturing fine pitch lead frame
5474958, May 04 1993 Freescale Semiconductor, Inc Method for making semiconductor device having no die supporting surface
5484274, Nov 24 1992 NEU DYNAMICS CORP Encapsulation molding equipment
5493151, Jul 15 1993 Kabushiki Kaisha Toshiba Semiconductor device, lead frame and method for manufacturing semiconductor devices
5508556, Sep 02 1994 Motorola, Inc. Leaded semiconductor device having accessible power supply pad terminals
5517056, Sep 30 1993 Motorola, Inc. Molded carrier ring leadframe having a particular resin injecting area design for gate removal and semiconductor device employing the same
5521429, Nov 25 1993 Semiconductor Components Industries, LLC Surface-mount flat package semiconductor device
5528076, Feb 01 1995 Motorola, Inc. Leadframe having metal impregnated silicon carbide mounting area
5534467, Mar 18 1993 LSI Logic Corporation Semiconductor packages for high I/O semiconductor dies
5539251, May 11 1992 Micron Technology, Inc. Tie bar over chip lead frame design
5543657, Oct 07 1994 GLOBALFOUNDRIES Inc Single layer leadframe design with groundplane capability
5544412, May 24 1994 Apple Inc Method for coupling a power lead to a bond pad in an electronic module
5545923, Oct 22 1993 Invensas Corporation Semiconductor device assembly with minimized bond finger connections
5581122, Oct 25 1994 ACER INC Packaging assembly with consolidated common voltage connections for integrated circuits
5592019, Apr 19 1994 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and module
5592025, Aug 06 1992 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Pad array semiconductor device
5594274, Jul 01 1993 NEC Corporation Lead frame for use in a semiconductor device and method of manufacturing the semiconductor device using the same
5595934, May 17 1995 Samsung Electronics Co., Ltd. Method for forming oxide protective film on bonding pads of semiconductor chips by UV/O3 treatment
5604376, Jun 30 1994 SAMSUNG ELECTRONICS CO , LTD Paddleless molded plastic semiconductor chip package
5608265, Mar 17 1993 Renesas Electronics Corporation Encapsulated semiconductor device package having holes for electrically conductive material
5608267, Sep 17 1992 Advanced Technology Interconnect Incorporated Molded plastic semiconductor package including heat spreader
5625222, Nov 18 1993 Fujitsu Limited Semiconductor device in a resin package housed in a frame having high thermal conductivity
5633528, May 25 1994 Texas Instruments Incorporated Lead frame structure for IC devices with strengthened encapsulation adhesion
5639990, Jun 05 1992 Mitsui Chemicals, Inc Solid printed substrate and electronic circuit package using the same
5640047, Sep 25 1995 Mitsui High-Tec, Inc. Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding function
5641997, Sep 14 1993 Kabushiki Kaisha Toshiva Plastic-encapsulated semiconductor device
5643433, Dec 23 1992 Shinko Electric Industries Co., Ltd. Lead frame and method for manufacturing same
5644169, Mar 04 1993 Goldstar Electron Co., Ltd. Mold and method for manufacturing a package for a semiconductor chip and the package manufactured thereby
5646831, Dec 28 1995 CALLAHAN CELLULAR L L C Electrically enhanced power quad flat pack arrangement
5650663, Jul 03 1995 Advanced Technology Interconnect Incorporated Electronic package with improved thermal properties
5661088, Jan 11 1996 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Electronic component and method of packaging
5663593, Oct 17 1995 National Semiconductor Corporation Ball grid array package with lead frame
5665996, Dec 30 1994 Siliconix Incorporated Vertical power mosfet having thick metal layer to reduce distributed resistance
5673479, Dec 20 1993 Bell Semiconductor, LLC Method for mounting a microelectronic circuit peripherally-leaded package including integral support member with spacer
5683806, Sep 29 1988 Tomoegawa Paper Co., Ltd. Adhesive tapes
5689135, Dec 19 1995 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
5696666, Oct 11 1995 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Low profile exposed die chip carrier package
5701034, May 03 1994 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Packaged semiconductor die including heat sink with locking feature
5703407, Feb 14 1995 Kabushiki Kaisha Toshiba Resin-sealed type semiconductor device
5710064, Aug 16 1994 SAMSUNG ELECTRONICS CO , LTD Method for manufacturing a semiconductor package
5723899, Aug 30 1994 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor lead frame having connection bar and guide rings
5724233, Jul 09 1993 Fujitsu Limited; Kyushu Fujitsu Electronics Limited Semiconductor device having first and second semiconductor chips with a gap therebetween, a die stage in the gap and associated lead frames disposed in a package, the lead frames providing electrical connections from the chips to an exterior of the packag
5726493, Jun 13 1994 SOCIONEXT INC Semiconductor device and semiconductor device unit having ball-grid-array type package structure
5736432, Sep 20 1996 National Semiconductor Corporation Lead frame with lead finger locking feature and method for making same
5745984, Jul 10 1995 Lockheed Martin Corporation Method for making an electronic module
5753532, Aug 30 1995 SAMSUNG ELECTRONICS CO , LTD Method of manufacturing semiconductor chip package
5753977, Mar 22 1996 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and lead frame therefor
5766972, Jun 02 1994 Mitsubishi Denki Kabushiki Kaisha Method of making resin encapsulated semiconductor device with bump electrodes
5770888, Dec 29 1995 LG Semicon Co., Ltd. Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
5776798, Sep 04 1996 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Semiconductor package and method thereof
5783861, Mar 29 1994 MAGNACHIP SEMICONDUCTOR LTD Semiconductor package and lead frame
5801440, Oct 10 1995 AUCTOR CORPORATION Chip package board having utility rings
5814877, Oct 07 1994 GLOBALFOUNDRIES Inc Single layer leadframe design with groundplane capability
5814881, Dec 20 1996 Bell Semiconductor, LLC Stacked integrated chip package and method of making same
5814883, Oct 04 1995 Renesas Electronics Corporation Packaged semiconductor chip
5814884, Mar 18 1997 INTELLECTUAL DISCOVERY CO , LTD Commonly housed diverse semiconductor die
5817540, Sep 20 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Method of fabricating flip-chip on leads devices and resulting assemblies
5818105, Jul 22 1994 NEC Electronics Corporation Semiconductor device with plastic material covering a semiconductor chip mounted on a substrate of the device
5821457, Mar 11 1994 IQLP, LLC Semiconductor die carrier having a dielectric epoxy between adjacent leads
5821615, Dec 06 1995 LG Semicon Co., Ltd. Semiconductor chip package having clip-type outlead and fabrication method of same
5834830, Dec 18 1995 LG Semicon Co., Ltd. LOC (lead on chip) package and fabricating method thereof
5835988, Mar 27 1996 Mitsubishi Denki Kabushiki Kaisha Packed semiconductor device with wrap around external leads
5844306, Sep 28 1995 Mitsubishi Denki Kabushiki Kaisha; Shikoku Instrumentation Co., Ltd. Die pad structure for solder bonding
5856911, Nov 12 1996 VIA-Cyrix, Inc Attachment assembly for integrated circuits
5859471, Nov 17 1992 Shinko Electric Industries Co., Ltd. Semiconductor device having tab tape lead frame with reinforced outer leads
5866939, Jan 21 1996 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Lead end grid array semiconductor package
5871782, Dec 30 1995 LG Semicon Co. Ltd. Transfer molding apparatus having laminated chase block
5874784, Oct 25 1995 Sharp Kabushiki Kaisha Semiconductor device having external connection terminals provided on an interconnection plate and fabrication process therefor
5877043, Feb 01 1996 GLOBALFOUNDRIES Inc Electronic package with strain relief means and method of making
5886397, Aug 21 1997 International Rectifier Corporation Crushable bead on lead finger side surface to improve moldability
5886398, Sep 26 1997 LSI Logic Corporation Molded laminate package with integral mold gate
5894108, Feb 11 1997 National Semiconductor Corporation Plastic package with exposed die
5897339, Sep 11 1996 Samsung Electronics Co., Ltd. Lead-on-chip semiconductor device package having an adhesive layer formed from liquid adhesive and method for manufacturing the same
5900676, Aug 19 1996 Samsung Electronics Co., Ltd. Semiconductor device package structure having column leads and a method for production thereof
5903049, Oct 29 1997 TESSERA ADVANCED TECHNOLOGIES, INC Semiconductor module comprising semiconductor packages
5903050, Apr 30 1998 Bell Semiconductor, LLC Semiconductor package having capacitive extension spokes and method for making the same
5909053, Dec 23 1992 Shinko Electric Industries Co. Ltd. Lead frame and method for manufacturing same
5915998, Jun 19 1996 Connector Manufacturing Company Electrical connector and method of making
5917242, May 20 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Combination of semiconductor interconnect
5939779, May 17 1996 LG Semicon Co., Ltd. Bottom lead semiconductor chip stack package
5942794, Oct 22 1996 TESSERA ADVANCED TECHNOLOGIES, INC Plastic encapsulated semiconductor device and method of manufacturing the same
5951305, Jul 09 1998 TESSERA, INC , A CORPORATION OF DELAWARE Lidless socket and method of making same
5959356, Nov 25 1995 Samsung Electronics Co., Ltd. Solder ball grid array carrier package with heat sink
5969426, Dec 14 1994 Renesas Electronics Corporation Substrateless resin encapsulated semiconductor device
5973388, Jan 26 1998 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Leadframe, method of manufacturing a leadframe, and method of packaging an electronic component utilizing the leadframe
5976912, Mar 18 1994 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
5977613, Mar 07 1996 COLLABO INNOVATIONS, INC Electronic component, method for making the same, and lead frame and mold assembly for use therein
5977615, Dec 24 1996 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device
5977630, Aug 15 1997 International Rectifier Corp. Plural semiconductor die housed in common package with split heat sink
5981314, Oct 31 1996 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Near chip size integrated circuit package
5986333, Feb 27 1997 LAPIS SEMICONDUCTOR CO , LTD Semiconductor apparatus and method for fabricating the same
5986885, Apr 08 1997 Integrated Device Technology, Inc. Semiconductor package with internal heatsink and assembly method
6001671, Apr 18 1996 Tessera, Inc Methods for manufacturing a semiconductor package having a sacrificial layer
6013947, Jun 27 1997 Trimecs Co., Ltd. Substrate having gate recesses or slots and molding device and molding method thereof
6018189, Mar 31 1997 NEC Electronics Corporation Lead frame for face-down bonding
6020625, Mar 27 1998 Renesas Electronics Corporation Lead frame including hanging leads and hanging lead reinforcement in a semiconductor device including the lead frame
6025640, Jul 16 1997 Dai Nippon Insatsu Kabushiki Kaisha Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device
6031279, Sep 02 1996 Infineon Technologies AG Power semiconductor component
6034423, Apr 02 1998 National Semiconductor Corporation Lead frame design for increased chip pinout
6040626, Sep 25 1998 Infineon Technologies Americas Corp Semiconductor package
6043430, Mar 14 1997 LG Semicon Co., Ltd. Bottom lead semiconductor chip package
6060768, May 09 1995 Fujitsu Limited Semiconductor device, method of manufacturing the semiconductor device, and method of manufacturing lead frame
6060769, Sep 20 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Flip-chip on leads devices
6072228, Oct 25 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Multi-part lead frame with dissimilar materials and method of manufacturing
6075284, Jun 30 1998 Hyundai Electronics Industries Co., Ltd. Stack package
6081029, Mar 12 1998 MICRO-OPTIMUS TECHNOLOGIES, INC Resin encapsulated semiconductor device having a reduced thickness and improved reliability
6084310, Apr 21 1997 TESSERA ADVANCED TECHNOLOGIES, INC Semiconductor device, lead frame, and lead bonding
6087715, Apr 22 1997 AMKOR TECHNOLOGY KOREA, INC Semiconductor device, and manufacturing method of the same
6087722, May 28 1998 Samsung Electronics Co., Ltd. Multi-chip package
6100594, Dec 30 1998 KATANA SILICON TECHNOLOGIES LLC Semiconductor device and method of manufacturing the same
6113473, Apr 24 1998 G.T. Equipment Technologies Inc. Method and apparatus for improved wire saw slurry
6114752, Nov 10 1998 Siliconware Precision Industries Co., Ltd.; Siliconware Precision Industries Semiconductor package having lead frame with an exposed base pad
6118174, Dec 28 1996 LG Semicon Co., Ltd. Bottom lead frame and bottom lead semiconductor package using the same
6118184, Jul 18 1997 Sharp Kabushiki Kaisha Semiconductor device sealed with a sealing resin and including structure to balance sealing resin flow
6130115, Oct 22 1996 TESSERA ADVANCED TECHNOLOGIES, INC Plastic encapsulated semiconductor device and method of manufacturing the same
6130473, Apr 02 1998 National Semiconductor Corporation Lead frame chip scale package
6133623, Jul 03 1996 Seiko Epson Corporation Resin sealing type semiconductor device that includes a plurality of leads and method of making the same
6140154, Oct 25 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Multi-part lead frame with dissimilar materials and method of manufacturing
6143981, Jun 24 1998 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Plastic integrated circuit package and method and leadframe for making the package
6169329, Apr 02 1996 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Semiconductor devices having interconnections using standardized bonding locations and methods of designing
6175150, Apr 17 1997 Renesas Electronics Corporation Plastic-encapsulated semiconductor device and fabrication method thereof
6177718, Apr 28 1998 Kabushiki Kaisha Toshiba Resin-sealed semiconductor device
6181002, Dec 22 1998 KATANA SILICON TECHNOLOGIES LLC Semiconductor device having a plurality of semiconductor chips
6184465, Nov 12 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Semiconductor package
6184573, May 13 1999 Siliconware Precision Industries Co., Ltd. Chip packaging
6194777, Jul 30 1998 Texas Instruments Incorporated Leadframes with selective palladium plating
6197615, Apr 04 1997 Samsung Electronics Co., Ltd. Method of producing lead frame having uneven surfaces
6198171, Dec 30 1999 Siliconware Precision Industries Co., Ltd. Thermally enhanced quad flat non-lead package of semiconductor
6201186, Jun 29 1998 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Electronic component assembly and method of making the same
6201292, Apr 02 1997 Dai Nippon Insatsu Kabushiki Kaisha Resin-sealed semiconductor device, circuit member used therefor
6204554, Sep 05 1996 International Rectifier Corporation Surface mount semiconductor package
6208020, Feb 24 1999 TESSERA ADVANCED TECHNOLOGIES, INC Leadframe for use in manufacturing a resin-molded semiconductor device
6208021, Mar 27 1996 Oki Electric Industry Co., Ltd. Semiconductor device, manufacturing method thereof and aggregate type semiconductor device
6208023, Jul 31 1997 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Lead frame for use with an RF powered semiconductor
6211462, Nov 05 1998 Texas Instruments Incorporated Low inductance power package for integrated circuits
6218731, May 21 1999 Siliconware Precision Industries Co., Ltd. Tiny ball grid array package
6222258, Nov 11 1996 Fujitsu Limited Semiconductor device and method for producing a semiconductor device
6222259, Sep 15 1998 Hyundai Electronics Industries Co., Ltd. Stack package and method of fabricating the same
6225146, Dec 23 1997 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device
6229200, Jun 10 1998 UTAC Hong Kong Limited Saw-singulated leadless plastic chip carrier
6229205, Jun 30 1997 Samsung Electronics Co., Ltd. Semiconductor device package having twice-bent tie bar and small die pad
6239367, Feb 01 1999 United Microelectronics Corp. Multi-chip chip scale package
6239384, Sep 18 1995 Tessera, Inc Microelectric lead structures with plural conductors
6242281, Jun 10 1998 UTAC Hong Kong Limited Saw-singulated leadless plastic chip carrier
6256200, May 27 1999 Advanced Analogic Technologies, Inc Symmetrical package for semiconductor die
6258629, Aug 09 1999 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Electronic device package and leadframe and method for making the package
6281566, Sep 30 1996 SGS-Thomson Microelectronics S.r.l. Plastic package for electronic devices
6281568, Oct 21 1998 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Plastic integrated circuit device package and leadframe having partially undercut leads and die pad
6282095, Feb 02 1999 Hewlett Packard Enterprise Development LP Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures
6285075, Nov 02 1998 UTAC HEADQUARTERS PTE LTD Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly
6291271, Nov 19 1999 Advanced Semiconductor Engineering, Inc. Method of making semiconductor chip package
6291273, Dec 26 1996 Renesas Electronics Corporation Plastic molded type semiconductor device and fabrication process thereof
6294100, Apr 08 1999 UTAC Hong Kong Limited Exposed die leadless plastic chip carrier
6294830, Apr 18 1996 Tessera, Inc. Microelectronic assembly with conductive terminals having an exposed surface through a dielectric layer
6295977, Nov 05 1998 Siltronic AG Method and device for simultaneously cutting off a multiplicity of wafers from a workpiece
6297548, Jun 30 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Stackable ceramic FBGA for high thermal applications
6303984, Apr 06 1998 Micron Technology, Inc. Lead frame including angle iron tie bar
6303997, Apr 08 1998 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Thin, stackable semiconductor packages
6307272, May 27 1998 Renesas Electronics Corporation Semiconductor device and method for manufacturing the same
6309909, Jul 02 1998 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
6316822, Sep 16 1998 Texas Instruments Incorporated Multichip assembly semiconductor
6316838, Oct 29 1999 Fujitsu Limited Semiconductor device
6323550, Jun 06 1995 Analog Devices, Inc Package for sealing an integrated circuit die
6326243, Aug 15 1995 Kabushiki Kaisha Toshiba Resin sealed semiconductor device including a die pad uniformly having heat conducting paths and circulating holes for fluid resin
6326244, Sep 03 1998 Micron Technology, Inc. Method of making a cavity ball grid array apparatus
6326678, Sep 03 1993 UTAC HEADQUARTERS PTE LTD Molded plastic package with heat sink and enhanced electrical performance
6335564, May 06 1998 Skyworks Solutions, Inc; ALPHA INDUSTRIES, INC ; WASHINGTON SUB, INC Single Paddle having a semiconductor device and a passive electronic component
6337510, Nov 17 2000 Walsin Advanced Electronics LTD Stackable QFN semiconductor package
6339255, Oct 24 1998 Hyundai Electronics Industries Co., Ltd. Stacked semiconductor chips in a single semiconductor package
6348726, Jan 18 2001 National Semiconductor Corporation Multi row leadless leadframe package
6355502, Apr 25 2000 National Science Council Semiconductor package and method for making the same
6369447, Apr 20 1998 Mitsubishi Denki Kabushiki Kaisha Plastic-packaged semiconductor device including a plurality of chips
6369454, Dec 31 1998 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor package and method for fabricating the same
6373127, Sep 29 1998 Texas Instruments Incorporated Integrated capacitor on the back of a chip
6380048, Aug 02 2001 STATS CHIPPAC PTE LTE Die paddle enhancement for exposed pad in semiconductor packaging
6384472, Mar 24 2000 Siliconware Precision Industries Co., LTD Leadless image sensor package structure and method for making the same
6388311, Feb 26 1999 Mitsui High-Tec Incorporated Semiconductor device
6388336, Sep 15 1999 Texas Instruments Incorporated Multichip semiconductor assembly
6395578, May 20 1999 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor package and method for fabricating the same
6400004, Aug 17 2000 Advanced Semiconductor Engineering, Inc. Leadless semiconductor package
6410979, Dec 21 1998 NEC Electronics Corporation Ball-grid-array semiconductor device with protruding terminals
6414385, Dec 30 1999 Siliconware Precisionindustries Co., Ltd. Quad flat non-lead package of semiconductor
6420779, Sep 14 1999 STATS CHIPPAC PTE LTE Leadframe based chip scale package and method of producing the same
6429508, Aug 09 2000 Kostat Semiconductor Co., Ltd. Semiconductor package having implantable conductive lands and method for manufacturing the same
6437429, May 11 2001 Walsin Advanced Electronics LTD Semiconductor package with metal pads
6444499, Mar 30 2000 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components
6448633, Nov 20 1998 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant
6452279, Jul 14 2000 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
6459148, Nov 13 2000 Walsin Advanced Electronics LTD QFN semiconductor package
6464121, Dec 21 2000 Xerox Corporation Specialized tool adapted for a process for manufacture and interconnection between adjoining printed wiring boards
6476469, Nov 23 2000 Siliconware Precision Industries Co., Ltd. Quad flat non-leaded package structure for housing CMOS sensor
6476474, Oct 10 2000 Siliconware Precision Industries Co., Ltd. Dual-die package structure and method for fabricating the same
6482680, Jul 20 2001 CARSEM M SDN BHD Flip-chip on lead frame
6498099, Jun 10 1998 UTAC Hong Kong Limited Leadless plastic chip carrier with etch back pad singulation
6498392, Jan 24 2000 Renesas Electronics Corporation Semiconductor devices having different package sizes made by using common parts
6507096, Aug 09 2000 Kostat Semiconductor Co., Ltd. Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same
6507120, Dec 22 2000 Siliconware Precision Industries Co., Ltd. Flip chip type quad flat non-leaded package
6534849, Aug 09 2000 Kostat Semiconductor Co., Ltd. Tape having implantable conductive lands for semiconductor packaging process and method for manufacturing the same
6545332, Jan 17 2001 Siliconware Precision Industries Co., Ltd. Image sensor of a quad flat package
6545345, Mar 20 2001 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Mounting for a package containing a chip
6559525, Jan 13 2000 Siliconware Precision Industries Co., Ltd. Semiconductor package having heat sink at the outer surface
6566168, Aug 09 2000 KOSTAT Semiconductor Co., Inc. Semiconductor package having implantable conductive lands and method for manufacturing the same
6583503, Mar 10 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Semiconductor package with stacked substrates and multiple semiconductor dice
6667546, Nov 15 2001 Siliconware Precision Industries Co., Ltd. Ball grid array semiconductor package and substrate without power ring or ground ring
6713849, Dec 28 2000 Renesas Electronics Corporation Semiconductor utilizing grooves in lead and tab portions of lead frame to prevent peel off between the lead frame and the resin
20010008305,
20010014538,
20020011654,
20020027297,
20020140061,
20020140068,
20020163015,
20030030131,
20030073265,
DE19734794,
EP393997,
EP459493,
EP720225,
EP720234,
EP794572,
EP844665,
EP936671,
EP98968,
EP1032037,
EP5421117,
EP5950939,
JP150765,
JP10022447,
JP10163401,
JP10199934,
JP10256240,
JP1106456,
JP1175250,
JP1205544,
JP1251747,
JP2001060648,
JP200204397,
JP3177060,
JP4098864,
JP5129473,
JP5166992,
JP5283460,
JP55163868,
JP556398,
JP5745959,
JP58160095,
JP59208756,
JP59227143,
JP60010756,
JP60116239,
JP60195957,
JP60231349,
JP6139555,
JP6140563,
JP6260532,
JP629639,
JP63067762,
JP63205935,
JP63233555,
JP63249345,
JP63316470,
JP64054749,
JP692076,
JP7297344,
JP7312405,
JP8083877,
JP8125066,
JP8222682,
JP8306853,
JP864634,
JP9293822,
JP98205,
JP98206,
JP98207,
JP992775,
KR49944,
KR100220154,
KR941979,
KR9772358,
RE36613, Feb 29 1996 Round Rock Research, LLC Multi-chip stacked devices
RE36907, Oct 09 1997 Integrated Device Technology, Inc. Leadframe with power and ground planes
WO9956316,
WO9967821,
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Dec 16 2003Amkor Technology, Inc.(assignment on the face of the patent)
Feb 10 2006Amkor Technology, IncBANK OF AMERICA, N A SECURITY AGREEMENT0172150953 pdf
Jul 13 2018Amkor Technology, IncBANK OF AMERICA, N A , AS AGENTSECURITY INTEREST SEE DOCUMENT FOR DETAILS 0466830139 pdf
Nov 19 2019Amkor Technology, IncAMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0540670135 pdf
Date Maintenance Fee Events
May 15 2009M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Mar 14 2013M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
May 15 2017M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Nov 15 20084 years fee payment window open
May 15 20096 months grace period start (w surcharge)
Nov 15 2009patent expiry (for year 4)
Nov 15 20112 years to revive unintentionally abandoned end. (for year 4)
Nov 15 20128 years fee payment window open
May 15 20136 months grace period start (w surcharge)
Nov 15 2013patent expiry (for year 8)
Nov 15 20152 years to revive unintentionally abandoned end. (for year 8)
Nov 15 201612 years fee payment window open
May 15 20176 months grace period start (w surcharge)
Nov 15 2017patent expiry (for year 12)
Nov 15 20192 years to revive unintentionally abandoned end. (for year 12)