PTO
Wrapper
PDF
|
Dossier
Espace
Google
|
|
Patent
D567774
|
Priority
May 01 2006
|
Filed
Nov 01 2006
|
Issued
Apr 29 2008
|
Expiry
Apr 29 2022
|
|
Assg.orig
|
|
Entity
unknown
|
3
|
13
|
n/a
|
|
|
The ornamental design for a groove formed around a semiconductor device on a circuit board, as shown and described.
|
FIG. 1 shows a plan view of the groove formed around a semiconductor device on a circuit board showing our new design.
FIG. 2 shows an enlarged view of a claimed portion as identified by the area boxed by the dash-dot-dash line in FIG. 1.
FIG. 3 shows an enlarged sectional view along the line 3—3 in FIG. 2.
FIG. 4 shows an enlarged sectional view along the line 4—4 in FIG. 2.
FIG. 5 shows a perspective view of the design in FIG. 1; and,
FIG. 6 shows an enlarged sectional view along the line 4—4 in FIG. 2, on which an environment semiconductor device is disposed.
The broken lines represent unclaimed subject matter.
Ohsawa, Tetsuya, Tani, Emiko
Patent |
Priority |
Assignee |
Title |
5420558, |
May 27 1992 |
FUJI ELECTRIC CO , LTD |
Thin film transformer |
5467252, |
Oct 18 1993 |
Motorola, Inc. |
Method for plating using nested plating buses and semiconductor device having the same |
5777277, |
Sep 21 1995 |
Canon Kabushiki Kaisha |
Printed circuit board |
5969590, |
Aug 05 1997 |
MACOM CONNECTIVITY SOLUTIONS, LLC |
Integrated circuit transformer with inductor-substrate isolation |
6114937, |
Aug 23 1996 |
International Business Machines Corporation |
Integrated circuit spiral inductor |
6121552, |
Jun 13 1997 |
CALIFORNIA, UNIVERSITY OF, REGENTS OF THE, THE |
Microfabricated high aspect ratio device with an electrical isolation trench |
6486412, |
Sep 13 2000 |
BOE TECHNOLOGY GROUP CO , LTD |
Wiring board, method for producing same, display device, and electronic device |
7126452, |
Nov 14 2003 |
Canon Kabushiki Kaisha |
Wiring structure, and fabrication method of the same |
20060266545, |
|
|
|
20070188287, |
|
|
|
20070205856, |
|
|
|
D319629, |
Apr 13 1988 |
IBIDEN CO , LTD , A JAPANESE CORP |
Semiconductor substrate with conducting pattern |
JP1263143, |
|
|
|
Date |
Maintenance Fee Events |
n/a
Date |
Maintenance Schedule |
n/a